AES Encryption System
Final Project of EE116 (FPGA-Based Digital System Design) – Advisor: Prof. Yajun Ha, ShanghaiTech University
Build and simulate an AES (Advanced Encryption Standard) system in VHDL code. Optimize the algorithm to save the usage of LUT and registers. Here is the report:
fpga_report