

University of Southern California  
Viterbi School of Engineering



**EE577A Spring 2019**  
**VLSI System Design**  
**General-Purpose Microprocessor Design &**  
**BNN Accelerator**

**Instructor: Prof. Pierluigi Nuzzo**

*Shang Zhou 2725583204*

*Anh Vu 2396504143*

*Hongxiang Gao 8095639536*

May 3, 2019

# Contents

<b>1</b>	<b>General-Purpose CPU Design</b>	<b>2</b>
1.1	Instruction Decoding Stage . . . . .	2
1.1.1	Schematic Design . . . . .	2
1.1.2	Layout Design . . . . .	3
1.1.3	Block Simulation . . . . .	4
1.1.4	LVS Result . . . . .	5
1.2	Execution Stage . . . . .	19
1.2.1	5 bit Multiplier . . . . .	19
1.2.2	Shifter . . . . .	24
1.2.3	Adder . . . . .	30
1.2.4	And Logic . . . . .	36
1.2.5	Or Logic . . . . .	42
1.3	Memory Stage . . . . .	48
1.3.1	Schematic Design . . . . .	48
1.3.2	Layout Design . . . . .	48
1.3.3	LVS Result . . . . .	49
1.4	Stage Registers . . . . .	52
1.4.1	Schematic Design . . . . .	52
1.4.2	Layout Design . . . . .	53
1.4.3	LVS Result . . . . .	53
1.5	CPU . . . . .	65
1.5.1	Schematic Design . . . . .	65
1.5.2	Layout Design . . . . .	65
1.6	Python Code List . . . . .	66
1.6.1	Front-End Part . . . . .	66
1.6.2	Back-End Part . . . . .	88
<b>2</b>	<b>Bayesian Neural Network (BNN)</b>	<b>90</b>
2.1	Schematic Design . . . . .	90
2.2	Layout Design . . . . .	91
2.3	LVS Result . . . . .	91
2.4	Python Code List . . . . .	93



---

<b>3</b>	<b>Simulation Result</b>	<b>96</b>
3.1	CPU Functionality Simulation . . . . .	96
3.1.1	Input Instructions List . . . . .	96
3.1.2	Virtuoso Simulation Result . . . . .	96
3.1.3	Back-End Result . . . . .	104
3.2	BNN Functionality Simulation . . . . .	105
3.2.1	Output of BNN Based GRNG . . . . .	105
3.2.2	Simulation Result . . . . .	105
3.2.3	Back-End Result . . . . .	105
3.3	CPU & BNN Performance Comparison . . . . .	107
3.3.1	Simulation result . . . . .	113
3.4	CPU Parameter Conclusion . . . . .	114
<b>4</b>	<b>Conclusion</b>	<b>115</b>
	<b>References</b>	<b>116</b>

# List of Figures

1.1	ID stage schematic . . . . .	2
1.2	ID stage layout . . . . .	3
1.3	Simulation result for front-end block overview . . . . .	4
1.4	Simulation result for front-end block . . . . .	5
1.5	5bit Multiplier schematic . . . . .	19
1.6	5bit Multiplier Layout . . . . .	20
1.7	5bit Multiplier Simulation . . . . .	20
1.8	Shifter schematic . . . . .	24
1.9	Shifter Layout . . . . .	25
1.10	Shift Left Simulation . . . . .	26
1.11	Shift Right Simulation . . . . .	26
1.12	Adder schematic . . . . .	30
1.13	Concept of Change an Adder to a Subtractor[1] . . . . .	30
1.14	Adder Layout . . . . .	31
1.15	Adder Simulation . . . . .	32
1.16	Min Block Simulation . . . . .	32
1.17	And schematic . . . . .	36
1.18	And Layout . . . . .	37
1.19	And Simulation . . . . .	38
1.20	And Logic Cell Optimization . . . . .	41
1.21	And logic Optimization . . . . .	42
1.22	OR schematic . . . . .	42
1.23	Or Layout . . . . .	43
1.24	Or Simulation . . . . .	44
1.25	Or Cell Optimization . . . . .	47
1.26	Or logic Optimization . . . . .	47
1.27	Memory schematic . . . . .	48
1.28	Memory layout . . . . .	48
1.29	Stage Register of ID+EX, EX+MEM, and MEM+WB schematic. . . . .	52
1.30	Id +Ex Stage Layout . . . . .	53
1.31	Ex+Mem Stage Layout . . . . .	53
1.32	Mem+WB stage layout . . . . .	53
1.33	CPU Schematic . . . . .	65
1.34	CPU layout . . . . .	66



2.1	BNN schematic . . . . .	90
2.2	BNN layout . . . . .	91
3.1	Virtuoso Simulation Result of CPU with ISA Input . . . . .	104
3.2	Virtuoso Simulation Result of BNN Schematic . . . . .	106
3.3	Virtuoso Simulation Result of BNN Layout . . . . .	106
3.4	Virtuoso Simulation Result of CPU with BNN Input . . . . .	113

# List of Tables

3.1 CPU Parameter Conclusion . . . . .	114
--	-----

# Introduction

In Part 1 of this project, we implemented a simple CPU with the knowledge we gained in EE577A, including datapath and SRAM designs as well as scripting (Python or Perl) experience from the EE577A labs, and aim at optimizing for area, delay, and power. The Front-end python code will convert the input ISA instructions into a vector file for simulation. The Back-end python code will verify the result which has been generated from our CPU.

In Part 2 of this project, We implemented Bayesian Neural Networks (BNNs) architecture. By introducing weights associated with a conditional probability distribution, BNNs are capable of resolving the overfitting issues commonly seen in machine learning from conventional neural networks. We are going to design hardware modules to speed up variation inference algorithms in BNNs by designing high-performance pipelining in data-path blocks. The BNN accelerator both at the schematic and layout levels. The BNN has five inputs. The data-width of the inputs and weights are 5 bits. Software prototype of the random-number generator has been applied to generate random weights for the BNN. We also use pipelined architecture to support high throughputs. Then, map the BNN operations (weighted input additions) to the CPU from Project Part 1 by developing the assembly code that will be executed by the CPU. The Front-end python code will convert the input ISA instructions into a vector file for simulation.

This report contains 4 sections of EE577a final project. Section 1 shows the design of the efficient general-purpose CPU that supports fundamental instructions( Add, Bitwise operations, Store Word, and Load Word...). In order to achieve high performance, we applied pipelining circuit. Pipelining, which is a standard feature in RISC processors, is much like an assembly line. Because the processor works on different steps of the instruction at the same time, more instructions can be executed in a shorter period of time.[2] Section 2 shows the design a BNN ( Binary Neural Network) Accelerator by using the software and hardware prototype. Section 3 compares the performance of BNN with the general-purpose CPU design in Part1 at the same scenario. Section 4 is the conclusion of our final project and our acknowledgement to the professor and TAs.

# 1. General-Purpose CPU Design

## 1.1 Instruction Decoding Stage

For the Instruction Decoding (ID) stage, we designed register file (RF) by using the 1 to 8 decoder, TG based DFF, MUX/DEMUX.

For the ID stage schematic design, we are using clock-gating to reduce the dynamic power. The following part will show the schematic and layout of our design.

### 1.1.1 Schematic Design



Figure 1.1: ID stage schematic





### 1.1.2 Layout Design




Figure 1.2: *ID stage layout*



### 1.1.3 Block Simulation

The section below shows the simulation result for the front-end IF+ID block. We are testing the information passing through the destination register chosen. Figure 1.3 show the overview and 1.3 show a closer look at the data value. The 1st signal is the read select of which register of which MUX we wish to read from, the 2nd signal show the input data of Register1 in MUX1 ( the test was setup to read from this Register, for ease of demonstration, other registers input were not shown), the 3rd signal shows the output data, and the 4th signal is the clock signal.




Figure 1.3: Simulation result for front-end block overview

From 0ns to 250ns, the read select signal is 000 so we chose to read the information from the upper MUX1, and into Register 1. After 250ns, the read select signal is 0h6 in hex or 0b110 in binary, meaning we want to read MUX1 and into Register 7. The output data from 0 to 250ns should duplicate the input data, and after 250ns will be 0 since all the input to Register 7 of MUX1 was set to be 0.

Figure 1.4 show a closer result from 0 to 250ns of how the output data duplicate the input signal from Register 1 of MUX1 after the clock edge.




Figure 1.4: Simulation result for front-end block

### 1.1.4 LVS Result

The section below show the LVS Result for the Front End blocks, which include the register files, 1 to 8 MUX, 8 to 1 DEMUX, and 3 to 8 decoder.

```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
  home/scf-11/anhv/EE477-VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477-VLSI/
  cds/LVS/layout /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules...
8
9 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout/netlist
10 count
11     163          nets
12     35          terminals
13     480          pmos
14     480          nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic/netlist
17 count
18     163          nets
19     35          terminals
20     176          pmos
21     176          nmos
22
23
24 Terminal correspondence points
25 N149    N50      bit<0>
26 N160    N13      bit<10>
27 N157    N14      bit<11>
28 N154    N15      bit<12>
```



```
29 N150 N16 bit <13>
30 N144 N17 bit <14>
31 N138 N18 bit <15>
32 N143 N49 bit <1>
33 N137 N5 bit <2>
34 N134 N6 bit <3>
35 N130 N7 bit <4>
36 N162 N8 bit <5>
37 N159 N9 bit <6>
38 N156 N10 bit <7>
39 N153 N11 bit <8>
40 N147 N12 bit <9>
41 N140 N21 clock
42 N131 N1 gnd!
43 N148 N4 in <0>
44 N151 N29 in <10>
45 N145 N30 in <11>
46 N139 N31 in <12>
47 N135 N32 in <13>
48 N132 N33 in <14>
49 N128 N19 in <15>
50 N141 N3 in <1>
51 N136 N2 in <2>
52 N133 N22 in <3>
53 N129 N23 in <4>
54 N161 N24 in <5>
55 N158 N25 in <6>
56 N155 N26 in <7>
57 N152 N27 in <8>
58 N146 N28 in <9>
59 N142 N0 vdd!
60
61 Devices in the netlist but not in the rules:
62 pcapacitor
63 Devices in the rules but not in the netlist:
64 cap nfet pfet nmos4 pmos4
65
66 The net-lists match.
67
68 layout schematic
69 instances
70 un-matched 0 0
71 rewired 0 0
72 size errors 0 0
73 pruned 0 0
74 active 960 352
75 total 960 352
76
77 nets
78 un-matched 0 0
79 merged 0 0
80 pruned 0 0
81 active 163 163
82 total 163 163
83
84 terminals
```



```
85      un-matched          0      0
86      matched but
87      different type      0      0
88      total                35     35
89
90
91 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
92
93 devbad.out :
94
95 netbad.out :
96
97 mergenet.out :
98
99 termbad.out :
100
101 prunenet.out :
102
103 prunedev.out :
104
105 audit.out :
106
107
108 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
109
110 devbad.out :
111
112 netbad.out :
113
114 mergenet.out :
115
116 termbad.out :
117
118 prunenet.out :
119
120 prunedev.out :
121
122 audit.out :
```

Code Listing 1.1: 16 bit Register LVS Result

```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
   home/scf-11/anhv/EE477-VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477-VLSI/
   cds/LVS/layout /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules...
8
9 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout/netlist
10 count
11 208 nets
12 149 terminals
13 276 pmos
```



```
14          276          nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477.VLSI/cds/LVS/schematic/netlist
17 count
18      208          nets
19      149          terminals
20      187          pmos
21      187          nmos
22
23
24 Terminal correspondence points
25 N74      N1      gnd!
26 N174     N98      out_bit <0>
27 N67      N24      out_bit <10>
28 N197     N152     out_bit <11>
29 N181     N151     out_bit <12>
30 N162     N150     out_bit <13>
31 N146     N149     out_bit <14>
32 N129     N148     out_bit <15>
33 N156     N97      out_bit <1>
34 N140     N96      out_bit <2>
35 N124     N106     out_bit <3>
36 N107     N105     out_bit <4>
37 N92      N104     out_bit <5>
38 N73      N103     out_bit <6>
39 N205     N145     out_bit <7>
40 N187     N144     out_bit <8>
41 N169     N138     out_bit <9>
42 N83      N101     read_sel <0>
43 N64      N100     read_sel <1>
44 N195     N99      read_sel <2>
45 N117     N120     reg1_in <0>
46 N116     N92      reg1_in <10>
47 N99      N91      reg1_in <11>
48 N82      N90      reg1_in <12>
49 N63      N89      reg1_in <13>
50 N194     N88      reg1_in <14>
51 N178     N2       reg1_in <15>
52 N101     N119     reg1_in <1>
53 N86      N118     reg1_in <2>
54 N68      N117     reg1_in <3>
55 N199     N116     reg1_in <4>
56 N182     N115     reg1_in <5>
57 N163     N114     reg1_in <6>
58 N147     N95      reg1_in <7>
59 N130     N94      reg1_in <8>
60 N113     N93      reg1_in <9>
61 N100     N136     reg2_in <0>
62 N172     N126     reg2_in <10>
63 N154     N125     reg2_in <11>
64 N137     N124     reg2_in <12>
65 N121     N123     reg2_in <13>
66 N104     N122     reg2_in <14>
67 N89      N121     reg2_in <15>
68 N84      N135     reg2_in <1>
69 N65      N134     reg2_in <2>
```



70	N196	N133	reg2_in <3>
71	N179	N132	reg2_in <4>
72	N160	N131	reg2_in <5>
73	N144	N130	reg2_in <6>
74	N128	N129	reg2_in <7>
75	N112	N128	reg2_in <8>
76	N97	N127	reg2_in <9>
77	N81	N113	reg3_in <0>
78	N85	N45	reg3_in <10>
79	N66	N39	reg3_in <11>
80	N198	N38	reg3_in <12>
81	N180	N37	reg3_in <13>
82	N161	N36	reg3_in <14>
83	N145	N137	reg3_in <15>
84	N62	N112	reg3_in <1>
85	N193	N111	reg3_in <2>
86	N177	N110	reg3_in <3>
87	N159	N109	reg3_in <4>
88	N143	N108	reg3_in <5>
89	N127	N107	reg3_in <6>
90	N111	N48	reg3_in <7>
91	N96	N47	reg3_in <8>
92	N79	N46	reg3_in <9>
93	N61	N26	reg4_in <0>
94	N139	N15	reg4_in <10>
95	N123	N10	reg4_in <11>
96	N106	N9	reg4_in <12>
97	N91	N8	reg4_in <13>
98	N72	N7	reg4_in <14>
99	N204	N6	reg4_in <15>
100	N192	N25	reg4_in <1>
101	N176	N23	reg4_in <2>
102	N158	N22	reg4_in <3>
103	N142	N21	reg4_in <4>
104	N126	N20	reg4_in <5>
105	N110	N19	reg4_in <6>
106	N95	N18	reg4_in <7>
107	N77	N17	reg4_in <8>
108	N59	N16	reg4_in <9>
109	N191	N3	reg5_in <0>
110	N200	N14	reg5_in <10>
111	N183	N54	reg5_in <11>
112	N164	N53	reg5_in <12>
113	N148	N52	reg5_in <13>
114	N131	N50	reg5_in <14>
115	N114	N55	reg5_in <15>
116	N175	N4	reg5_in <1>
117	N157	N40	reg5_in <2>
118	N141	N41	reg5_in <3>
119	N125	N42	reg5_in <4>
120	N108	N43	reg5_in <5>
121	N93	N44	reg5_in <6>
122	N75	N11	reg5_in <7>
123	N206	N12	reg5_in <8>
124	N188	N13	reg5_in <9>
125	N173	N86	reg6_in <0>



```
126 N109 N76 reg6_in <10>
127 N94 N75 reg6_in <11>
128 N76 N74 reg6_in <12>
129 N207 N73 reg6_in <13>
130 N189 N72 reg6_in <14>
131 N170 N71 reg6_in <15>
132 N155 N85 reg6_in <1>
133 N138 N84 reg6_in <2>
134 N122 N83 reg6_in <3>
135 N105 N82 reg6_in <4>
136 N90 N81 reg6_in <5>
137 N71 N80 reg6_in <6>
138 N203 N79 reg6_in <7>
139 N186 N78 reg6_in <8>
140 N168 N77 reg6_in <9>
141 N153 N51 reg7_in <0>
142 N165 N33 reg7_in <10>
143 N149 N32 reg7_in <11>
144 N132 N31 reg7_in <12>
145 N115 N30 reg7_in <13>
146 N98 N29 reg7_in <14>
147 N80 N87 reg7_in <15>
148 N136 N28 reg7_in <1>
149 N120 N143 reg7_in <2>
150 N103 N142 reg7_in <3>
151 N88 N141 reg7_in <4>
152 N70 N140 reg7_in <5>
153 N202 N139 reg7_in <6>
154 N185 N49 reg7_in <7>
155 N167 N35 reg7_in <8>
156 N151 N34 reg7_in <9>
157 N134 N70 reg8_in <0>
158 N78 N60 reg8_in <10>
159 N60 N59 reg8_in <11>
160 N190 N58 reg8_in <12>
161 N171 N57 reg8_in <13>
162 N152 N56 reg8_in <14>
163 N135 N102 reg8_in <15>
164 N118 N69 reg8_in <1>
165 N102 N68 reg8_in <2>
166 N87 N67 reg8_in <3>
167 N69 N66 reg8_in <4>
168 N201 N65 reg8_in <5>
169 N184 N64 reg8_in <6>
170 N166 N63 reg8_in <7>
171 N150 N62 reg8_in <8>
172 N133 N61 reg8_in <9>
173 N119 N0 vdd!
```

```
174
175 Devices in the netlist but not in the rules:
```

```
176     pcapacitor
```

```
177 Devices in the rules but not in the netlist:
```

```
178     cap nfet pfet nmos4 pmos4
```

```
179
```

```
180 The net-lists match.
```

```
181
```





```
182          layout  schematic
183          instances
184      un-matched      0      0
185      rewired        0      0
186      size errors    0      0
187      pruned         0      0
188      active         552    374
189      total          552    374
190
191          nets
192      un-matched      0      0
193      merged          0      0
194      pruned         0      0
195      active         208    208
196      total          208    208
197
198          terminals
199      un-matched      0      0
200      matched but
201      different type  1      1
202      total          149    149
203
204
205 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
206
207 devbad.out :
208
209 netbad.out :
210
211 mergenet.out :
212
213 termbad.out :
214
215 prunenet.out :
216
217 prunedev.out :
218
219 audit.out :
220
221
222 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
223
224 devbad.out :
225
226 netbad.out :
227
228 mergenet.out :
229
230 termbad.out :
231
232 prunenet.out :
233
234 prunedev.out :
235
236 audit.out :
```

Code Listing 1.2: 8 to 1 MUX Result



```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
   home/scf-11/anhv/EE477-VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477-VLSI/
   cds/LVS/layout /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules...
8
9 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout/netlist
10 count
11      208          nets
12      149          terminals
13      276          pmos
14      276          nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic/netlist
17 count
18      208          nets
19      149          terminals
20      187          pmos
21      187          nmos
22
23
24 Terminal correspondence points
25 N74      N1      gnd!
26 N138     N102     in<0>
27 N147     N112     in<10>
28 N130     N113     in<11>
29 N113     N114     in<12>
30 N97      N115     in<13>
31 N79      N94      in<14>
32 N61      N95      in<15>
33 N121     N103     in<1>
34 N104     N104     in<2>
35 N88      N105     in<3>
36 N69      N106     in<4>
37 N201     N107     in<5>
38 N185     N108     in<6>
39 N169     N109     in<7>
40 N154     N110     in<8>
41 N136     N111     in<9>
42 N84      N86      read_sel<0>
43 N65      N87      read_sel<1>
44 N196     N88      read_sel<2>
45 N120     N30      reg1_in<0>
46 N119     N66      reg1_in<10>
47 N101     N67      reg1_in<11>
48 N83      N68      reg1_in<12>
49 N64      N69      reg1_in<13>
50 N195     N70      reg1_in<14>
51 N180     N71      reg1_in<15>
52 N103     N31      reg1_in<1>
53 N87      N32      reg1_in<2>
54 N68      N33      reg1_in<3>
```



55	N199	N34	reg1_in <4>
56	N183	N97	reg1_in <5>
57	N166	N98	reg1_in <6>
58	N151	N99	reg1_in <7>
59	N133	N10	reg1_in <8>
60	N116	N65	reg1_in <9>
61	N102	N2	reg2_in <0>
62	N175	N137	reg2_in <10>
63	N159	N136	reg2_in <11>
64	N142	N131	reg2_in <12>
65	N125	N144	reg2_in <13>
66	N107	N143	reg2_in <14>
67	N91	N142	reg2_in <15>
68	N85	N3	reg2_in <1>
69	N66	N4	reg2_in <2>
70	N197	N5	reg2_in <3>
71	N181	N6	reg2_in <4>
72	N164	N156	reg2_in <5>
73	N149	N155	reg2_in <6>
74	N132	N140	reg2_in <7>
75	N115	N139	reg2_in <8>
76	N99	N138	reg2_in <9>
77	N82	N152	reg3_in <0>
78	N86	N36	reg3_in <10>
79	N67	N37	reg3_in <11>
80	N198	N154	reg3_in <12>
81	N182	N130	reg3_in <13>
82	N165	N129	reg3_in <14>
83	N150	N128	reg3_in <15>
84	N63	N151	reg3_in <1>
85	N194	N149	reg3_in <2>
86	N179	N148	reg3_in <3>
87	N163	N147	reg3_in <4>
88	N148	N146	reg3_in <5>
89	N131	N145	reg3_in <6>
90	N114	N96	reg3_in <7>
91	N98	N150	reg3_in <8>
92	N80	N35	reg3_in <9>
93	N62	N46	reg4_in <0>
94	N144	N24	reg4_in <10>
95	N127	N25	reg4_in <11>
96	N109	N26	reg4_in <12>
97	N93	N27	reg4_in <13>
98	N73	N28	reg4_in <14>
99	N205	N29	reg4_in <15>
100	N193	N47	reg4_in <1>
101	N178	N48	reg4_in <2>
102	N162	N49	reg4_in <3>
103	N146	N38	reg4_in <4>
104	N129	N75	reg4_in <5>
105	N112	N76	reg4_in <6>
106	N96	N77	reg4_in <7>
107	N77	N22	reg4_in <8>
108	N59	N23	reg4_in <9>
109	N192	N127	reg5_in <0>
110	N200	N40	reg5_in <10>



111	N184	N41	reg5_in <11>
112	N167	N42	reg5_in <12>
113	N152	N43	reg5_in <13>
114	N134	N44	reg5_in <14>
115	N117	N45	reg5_in <15>
116	N177	N126	reg5_in <1>
117	N161	N125	reg5_in <2>
118	N145	N153	reg5_in <3>
119	N128	N11	reg5_in <4>
120	N110	N12	reg5_in <5>
121	N94	N13	reg5_in <6>
122	N75	N116	reg5_in <7>
123	N206	N117	reg5_in <8>
124	N189	N39	reg5_in <9>
125	N176	N83	reg6_in <0>
126	N111	N119	reg6_in <10>
127	N95	N120	reg6_in <11>
128	N76	N121	reg6_in <12>
129	N207	N122	reg6_in <13>
130	N190	N123	reg6_in <14>
131	N173	N124	reg6_in <15>
132	N160	N84	reg6_in <1>
133	N143	N85	reg6_in <2>
134	N126	N59	reg6_in <3>
135	N108	N60	reg6_in <4>
136	N92	N61	reg6_in <5>
137	N72	N62	reg6_in <6>
138	N204	N63	reg6_in <7>
139	N188	N64	reg6_in <8>
140	N172	N118	reg6_in <9>
141	N158	N89	reg7_in <0>
142	N168	N80	reg7_in <10>
143	N153	N81	reg7_in <11>
144	N135	N82	reg7_in <12>
145	N118	N72	reg7_in <13>
146	N100	N73	reg7_in <14>
147	N81	N74	reg7_in <15>
148	N141	N90	reg7_in <1>
149	N124	N91	reg7_in <2>
150	N106	N92	reg7_in <3>
151	N90	N93	reg7_in <4>
152	N71	N7	reg7_in <5>
153	N203	N8	reg7_in <6>
154	N187	N9	reg7_in <7>
155	N171	N78	reg7_in <8>
156	N156	N79	reg7_in <9>
157	N139	N14	reg8_in <0>
158	N78	N53	reg8_in <10>
159	N60	N54	reg8_in <11>
160	N191	N55	reg8_in <12>
161	N174	N56	reg8_in <13>
162	N157	N57	reg8_in <14>
163	N140	N58	reg8_in <15>
164	N123	N15	reg8_in <1>
165	N105	N16	reg8_in <2>
166	N89	N17	reg8_in <3>



```
167     N70      N18      reg8_in <4>
168     N202     N19      reg8_in <5>
169     N186     N20      reg8_in <6>
170     N170     N21      reg8_in <7>
171     N155     N51      reg8_in <8>
172     N137     N52      reg8_in <9>
173     N122     N0       vdd!
174
175 Devices in the netlist but not in the rules:
176     pcapacitor
177 Devices in the rules but not in the netlist:
178     cap nfet pfet nmos4 pmos4
179
180 The net-lists match.
181
182                layout  schematic
183                instances
184     un-matched      0      0
185     rewired         0      0
186     size errors     0      0
187     pruned          0      0
188     active          552    374
189     total           552    374
190
191                nets
192     un-matched      0      0
193     merged           0      0
194     pruned          0      0
195     active          208    208
196     total           208    208
197
198                terminals
199     un-matched      0      0
200     matched but
201     different type  0      0
202     total           149    149
203
204
205 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
206
207 devbad.out :
208
209 netbad.out :
210
211 mergenet.out :
212
213 termbad.out :
214
215 prunenet.out :
216
217 prunedev.out :
218
219 audit.out :
220
221
222 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
```



```
223 devbad.out :
224
225 netbad.out :
226
227 mergenet.out :
228
229
230 termbad.out :
231
232 prunenet.out :
233
234 prunedev.out :
235
236 audit.out :
```

Code Listing 1.3: 1 to 8 DEMUX LVS Result

```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
   home/scf-11/anhv/EE477_VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477_VLSI/
   cds/LVS/layout /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules...
8
9 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/layout/netlist
10 count
11 40 nets
12 13 terminals
13 68 pmos
14 68 nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic/netlist
17 count
18 40 nets
19 13 terminals
20 35 pmos
21 35 nmos
22
23
24 Terminal correspondence points
25 N28 N1 gnd!
26 N35 N13 in<0>
27 N33 N12 in<1>
28 N31 N11 in<2>
29 N32 N16 out<0>
30 N30 N18 out<1>
31 N29 N19 out<2>
32 N27 N20 out<3>
33 N39 N22 out<4>
34 N38 N23 out<5>
35 N37 N15 out<6>
36 N36 N21 out<7>
37 N34 N0 vdd!
```



```
38
39 Devices in the netlist but not in the rules:
40     pcapacitor
41 Devices in the rules but not in the netlist:
42     cap nfet pfet nmos4 pmos4
43
44 The net-lists match.
45
46             layout  schematic
47             instances
48 un-matched      0      0
49 rewired         0      0
50 size errors     0      0
51 pruned         0      0
52 active        136    70
53 total          136    70
54
55             nets
56 un-matched      0      0
57 merged         0      0
58 pruned         0      0
59 active        40     40
60 total          40     40
61
62             terminals
63 un-matched      0      0
64 matched but
65 different type  0      0
66 total          13     13
67
68
69 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
70
71 devbad.out :
72
73 netbad.out :
74
75 mergenet.out :
76
77 termbad.out :
78
79 prunenet.out :
80
81 prunedev.out :
82
83 audit.out :
84
85
86 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
87
88 devbad.out :
89
90 netbad.out :
91
92 mergenet.out :
93
```



```
94 termbad.out :
95
96 prunenet.out :
97
98 prunedev.out :
99
100 audit.out :
```

Code Listing 1.4: 3 to 8 Decoder LVS Result



## 1.2 Execution Stage

The Execution (EX) stage will do the arithmetic operations and store the final result in Register file or Memory bank. For this final project, our EX stage architecture support 17 kinds of instructions, including STORE, LOAD, AND etc,. For the MUL/MULI commands, we use Out-of-Order instruction by putting it outside the arithmetic logic unit (ALU). Thus, we could realize parallelism of the MUL/MULI instructions. For the AND/OR logic blocks, we use dynamic logic to reduce dynamic power consumption. Moreover, our adder support both add and subtract operations. The following part will show the schematic, layout, functionality result and optimization of our design.

### 1.2.1 5 bit Multiplier

Figure 1.5 shows the schematics of the MUL block. And since we only need do 5-bit and 5-bit multiplication, we set the most significant bit of the two inputs the same as the most significant bit of the input. And also since we need a 16-bit output data, we add 6 more bit to the left and make it the same as the most significant bit of our multiplier's output.

#### Schematic Design




Figure 1.5: 5bit Multiplier schematic

## Layout Design




Figure 1.6: *5bit Multiplier Layout*

## Block Simulation

Figure 1.7 shows the simulation for the multiplication block in the ALU. Input  $A_{j0:4j}=0b00011$  and  $B_{j0:4j}=0b00110$ , the expected output should be  $3*6=18=0b010010$  and all the upper bits are 0, the simulation is as expected.




Figure 1.7: *5bit Multiplier Simulation*



## LVS Result

```
1 @(#)SCDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
   home/scf-11/anhv/EE477-VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477-VLSI/
   cds/LVS/layout /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules ...
8
9 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout/netlist
10 count
11     565          nets
12     29          terminals
13     566          pmos
14     566          nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic/netlist
17 count
18     565          nets
19     29          terminals
20     552          pmos
21     552          nmos
22
23
24 Terminal correspondence points
25 N555      N109      A<0>
26 N551      N88       A<1>
27 N547      N91       A<2>
28 N542      N98       A<3>
29 N567      N108      A<4>
30 N570      N99       B<0>
31 N566      N101      B<1>
32 N563      N102      B<2>
33 N560      N92       B<3>
34 N557      N112      B<4>
35 N558      N122      Mul_en
36 N545      N0        gnd!
37 N554      N1        vdd!
38 N548      N75       z<0>
39 N552      N87       z<10>
40 N549      N119      z<11>
41 N543      N120      z<12>
42 N568      N115      z<13>
43 N564      N104      z<14>
44 N561      N123      z<15>
45 N544      N65       z<1>
46 N569      N86       z<2>
47 N565      N79       z<3>
48 N562      N82       z<4>
49 N559      N72       z<5>
50 N556      N77       z<6>
51 N553      N70       z<7>
52 N550      N71       z<8>
```



```
53      N546      N68      z<9>
54
55 Devices in the netlist but not in the rules:
56     pcapacitor
57 Devices in the rules but not in the netlist:
58     cap nfet pfet nmos4 pmos4
59
60 The net-lists match.
61
62                layout  schematic
63                instances
64     un-matched      0      0
65     rewired         0      0
66     size errors     0      0
67     pruned         0      0
68     active         1132   1104
69     total          1132   1104
70
71                nets
72     un-matched      0      0
73     merged         0      0
74     pruned         0      0
75     active         565   565
76     total          565   565
77
78                terminals
79     un-matched      0      0
80     matched but
81     different type   4      4
82     total           29     29
83
84
85 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
86
87 devbad.out :
88
89 netbad.out :
90
91 mergenet.out :
92
93 termbad.out :
94
95 prunenet.out :
96
97 prunedev.out :
98
99 audit.out :
100
101
102 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
103
104 devbad.out :
105
106 netbad.out :
107
108 mergenet.out :
```



```
109
110 termbad.out :
111
112 prunenet.out :
113
114 prunedev.out :
115
116 audit.out :
```

Code Listing 1.5: 5 bit Multiplier LVS Result

### 1.2.2 Shifter

For Bit Shift Block, to realize the bit shift function, we applied the structure in Figure 1.8. There is a 2-to-1 MUX to decide whether it's left shifting or right shifting.[3]

#### Schematic Design




Figure 1.8: Shifter schematic



Layout




Figure 1.9: *Shifter Layout*



### Block Simulation

Figure 1.10 shows the simulation for the shift right logic block in the ALU. The shift signal=0b0001, and the input  $A_{j:15}_i=0b1100$ , we wish to shift input 1 bit to the left, the output collected was shift  $j:15}_i=0b11000$ , which is as expected.




Figure 1.10: Shift Left Simulation

Figure 1.11 shows the simulation for the shift right logic block in the ALU. The shift signal=0b0001, and the input  $A_{j:15}_i=0b1100$ , we wish to shift input 1 bit to the right, the output collected was shift  $j:15}_i=0b0110$ , which is as expected




Figure 1.11: Shift Right Simulation





## LVS Result

```
1 @(#)SCDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
   home/scf-11/anhv/EE477-VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477-VLSI/
   cds/LVS/layout /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules ...
8
9 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout/netlist
10 count
11 790 nets
12 38 terminals
13 1216 pmos
14 1216 nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic/netlist
17 count
18 790 nets
19 38 terminals
20 768 pmos
21 768 nmos
22
23
24 Terminal correspondence points
25 N779 N23 Input<0>
26 N776 N33 Input<10>
27 N766 N34 Input<11>
28 N761 N35 Input<12>
29 N757 N36 Input<13>
30 N752 N37 Input<14>
31 N786 N38 Input<15>
32 N775 N24 Input<1>
33 N765 N25 Input<2>
34 N760 N26 Input<3>
35 N755 N27 Input<4>
36 N789 N28 Input<5>
37 N785 N29 Input<6>
38 N782 N30 Input<7>
39 N780 N31 Input<8>
40 N777 N32 Input<9>
41 N768 N43 Z<0>
42 N770 N14 Z<10>
43 N763 N13 Z<11>
44 N759 N12 Z<12>
45 N754 N11 Z<13>
46 N788 N8 Z<14>
47 N784 N7 Z<15>
48 N762 N42 Z<1>
49 N758 N41 Z<2>
50 N753 N40 Z<3>
51 N787 N39 Z<4>
52 N783 N22 Z<5>
```



```
53 N781 N21 Z<6>
54 N778 N20 Z<7>
55 N774 N19 Z<8>
56 N764 N18 Z<9>
57 N756 N0 gnd!
58 N772 N6 shift1
59 N771 N15 shift2
60 N769 N16 shift4
61 N767 N17 shift8
62 N773 N1 vdd!
63
64 Devices in the netlist but not in the rules:
65 pcapacitor
66 Devices in the rules but not in the netlist:
67 cap nfet pfet nmos4 pmos4
68
69 The net-lists match.
70
71 layout schematic
72 instances
73 un-matched 0 0
74 rewired 0 0
75 size errors 0 0
76 pruned 0 0
77 active 2432 1536
78 total 2432 1536
79
80 nets
81 un-matched 0 0
82 merged 0 0
83 pruned 0 0
84 active 790 790
85 total 790 790
86
87 terminals
88 un-matched 0 0
89 matched but
90 different type 0 0
91 total 38 38
92
93
94 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
95
96 devbad.out:
97
98 netbad.out:
99
100 mergenet.out:
101
102 termbad.out:
103
104 prunenet.out:
105
106 prunedev.out:
107
108 audit.out:
```



```
109
110
111 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
112
113 devbad.out :
114
115 netbad.out :
116
117 mergenet.out :
118
119 termbad.out :
120
121 prunenet.out :
122
123 prunedev.out :
124
125 audit.out :
```

Code Listing 1.6: Shifter LVS Result

### 1.2.3 Adder

Figure 1.12 shows the schematics of the ADD and MIN block. The ADD part is directly connecting 16 Full-Adder together, and the MIN part is also based on this design.

#### Schematic Design




Figure 1.12: Adder schematic




Figure 1.13: Concept of Change an Adder to a Subtractor[1]

For MIN function, we use the subtractor to decide which value is smaller. For example, we do subtraction of the two values and see if the most significant bit is "0" or "1", if it's "0", then  $A-B$  is a positive value, which means  $A$  is larger than  $B$ , and then the MIN output should be  $B$  and vice versa. Figure 1.13 shows the method to change an adder to a subtractor, which is by adding XOR gates. And we use a 2-to-1 MUX to decide which value we should choose.



## Layout Design




Figure 1.14: *Adder Layout*



### Block Simulation

Figure 1.15 shows the simulation result of the ADD block functionality. The input  $A_{j0:15j}$  is 0h0181 and input  $B_{j0:15j}$  is 0h92FF, then the output is 0h9480. And in Figure 1.16 Since the value of B A is larger than B, then the output should be B, which is 0h0181, and the output in simulation is as expected.




Figure 1.15: Adder Simulation




Figure 1.16: Min Block Simulation

### LVS Result

```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64 bit/LVS -dir /
  home/scf-11/anhv/EE477_VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477_VLSI/
  cds/LVS/layout /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic
4 Like matching is enabled.
```



```
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules...
8
9 Net-list summary for /home/scf-11/anhv/EE477.VLSI/cds/LVS/layout/netlist
10 count
11 424 nets
12 53 terminals
13 492 pmos
14 492 nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477.VLSI/cds/LVS/schematic/netlist
17 count
18 424 nets
19 53 terminals
20 370 pmos
21 370 nmos
22
23
24 Terminal correspondence points
25 N394 N83 A<0>
26 N381 N69 A<10>
27 N374 N68 A<11>
28 N421 N67 A<12>
29 N414 N40 A<13>
30 N410 N33 A<14>
31 N405 N32 A<15>
32 N387 N78 A<1>
33 N380 N77 A<2>
34 N373 N76 A<3>
35 N420 N75 A<4>
36 N413 N74 A<5>
37 N409 N73 A<6>
38 N404 N72 A<7>
39 N400 N71 A<8>
40 N391 N70 A<9>
41 N384 N6 Add_en
42 N422 N31 B<0>
43 N397 N19 B<10>
44 N389 N18 B<11>
45 N383 N17 B<12>
46 N376 N16 B<13>
47 N423 N15 B<14>
48 N417 N4 B<15>
49 N416 N30 B<1>
50 N411 N27 B<2>
51 N406 N26 B<3>
52 N401 N25 B<4>
53 N392 N24 B<5>
54 N386 N23 B<6>
55 N379 N22 B<7>
56 N372 N21 B<8>
57 N419 N20 B<9>
58 N415 N119 Cout
59 N398 N7 S<0>
60 N408 N36 S<10>
```



```
61 N403 N37 S<11>
62 N396 N81 S<12>
63 N388 N104 S<13>
64 N382 N29 S<14>
65 N375 N3 S<15>
66 N390 N8 S<1>
67 N385 N9 S<2>
68 N378 N10 S<3>
69 N371 N11 S<4>
70 N418 N12 S<5>
71 N412 N13 S<6>
72 N407 N14 S<7>
73 N402 N34 S<8>
74 N395 N35 S<9>
75 N399 N2 SUB
76 N377 N1 gnd!
77 N393 N0 vdd!
78
79 Devices in the netlist but not in the rules:
80 pcapacitor
81 Devices in the rules but not in the netlist:
82 cap nfet pfet nmos4 pmos4
83
84 The net-lists match.
85
86 layout schematic
87 instances
88 un-matched 0 0
89 rewired 0 0
90 size errors 0 0
91 pruned 0 0
92 active 984 740
93 total 984 740
94
95 nets
96 un-matched 0 0
97 merged 0 0
98 pruned 0 0
99 active 424 424
100 total 424 424
101
102 terminals
103 un-matched 0 0
104 matched but
105 different type 0 0
106 total 53 53
107
108
109 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
110
111 devbad.out:
112
113 netbad.out:
114
115 mergenet.out:
116
```





```
117 termbad.out :
118
119 prunenet.out :
120
121 prunedev.out :
122
123 audit.out :
124
125
126 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
127
128 devbad.out :
129
130 netbad.out :
131
132 mergenet.out :
133
134 termbad.out :
135
136 prunenet.out :
137
138 prunedev.out :
139
140 audit.out :
```

Code Listing 1.7: Adder LVS Result



### 1.2.4 And Logic Schematic Design




Figure 1.17: *And schematic*

### Layout Design




Figure 1.18: *And Layout*



### Block Simulation

Figure 1.19 shows the output simulation for the AND logic gate. For the benefit of simplicity, we only shows 2-bit input  $A_{j0:1i}$  and  $B_{j0:1i}$ . Our input  $A_{j0:1i}=01$  and  $B_{j0:1i}=11$ , the output  $Z_{j0:1i}=A(\text{and})B$  shown is 01, which is as expected.




Figure 1.19: *And Simulation*

### LVS Result

```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
   home/scf-11/anhv/EE477_VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477_VLSI/
   cds/LVS/layout /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules ...
8
9 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/layout/netlist
10 count
11 121 nets
12 51 terminals
13 148 pmos
14 148 nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic/netlist
17 count
18 121 nets
19 51 terminals
20 86 pmos
21 86 nmos
22
23
24 Terminal correspondence points
25 N94 N58 A<0>
```



```
26 N81 N48 A<10>
27 N74 N47 A<11>
28 N118 N46 A<12>
29 N110 N45 A<13>
30 N105 N44 A<14>
31 N101 N43 A<15>
32 N86 N57 A<1>
33 N80 N56 A<2>
34 N73 N55 A<3>
35 N117 N54 A<4>
36 N109 N53 A<5>
37 N104 N52 A<6>
38 N100 N51 A<7>
39 N97 N50 A<8>
40 N90 N49 A<9>
41 N115 N26 AND_en
42 N119 N81 B<0>
43 N95 N64 B<10>
44 N87 N63 B<11>
45 N82 N62 B<12>
46 N75 N61 B<13>
47 N120 N60 B<14>
48 N112 N59 B<15>
49 N111 N79 B<1>
50 N106 N78 B<2>
51 N102 N77 B<3>
52 N98 N76 B<4>
53 N92 N75 B<5>
54 N85 N74 B<6>
55 N79 N72 B<7>
56 N72 N71 B<8>
57 N116 N70 B<9>
58 N89 N41 Z<0>
59 N91 N32 Z<10>
60 N84 N31 Z<11>
61 N78 N34 Z<12>
62 N71 N33 Z<13>
63 N114 N38 Z<14>
64 N108 N37 Z<15>
65 N83 N28 Z<1>
66 N77 N27 Z<2>
67 N70 N30 Z<3>
68 N113 N29 Z<4>
69 N107 N36 Z<5>
70 N103 N35 Z<6>
71 N99 N42 Z<7>
72 N96 N39 Z<8>
73 N88 N40 Z<9>
74 N76 N0 gnd!
75 N93 N1 vdd!
```

```
76
77 Devices in the netlist but not in the rules:
78     pcapacitor
79 Devices in the rules but not in the netlist:
80     cap nfet pfet nmos4 pmos4
81
```



```
82 The net-lists match.
83
84             layout schematic
85             instances
86 un-matched      0      0
87 rewired         0      0
88 size errors     0      0
89 pruned          0      0
90 active          296    172
91 total           296    172
92
93             nets
94 un-matched      0      0
95 merged          0      0
96 pruned          0      0
97 active          121    121
98 total           121    121
99
100            terminals
101 un-matched      0      0
102 matched but
103 different type  0      0
104 total           51     51
105
106
107 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
108
109 devbad.out :
110
111 netbad.out :
112
113 mergenet.out :
114
115 termbad.out :
116
117 prunenet.out :
118
119 prunedev.out :
120
121 audit.out :
122
123
124 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
125
126 devbad.out :
127
128 netbad.out :
129
130 mergenet.out :
131
132 termbad.out :
133
134 prunenet.out :
135
136 prunedev.out :
137
```



138 audit.out :

Code Listing 1.8: And LVS Result

### Block Optimization

In the section below we implemented dynamic logic for AND, which helps reduce the number of transistors used compared to the static CMOS circuit. In addition, the static power loss is less in dynamic logic circuit, and switching speed is faster because of lower load capacitance  $C_{load}$  and interconnection capacitance  $C_{int}$




Figure 1.20: And Logic Cell Optimization




Figure 1.21: *And logic Optimization*

### 1.2.5 Or Logic

#### Schematic Design




Figure 1.22: *OR schematic*



## Layout Design




Figure 1.23: *Or Layout*

### Block Simulation

Figure 1.24 shows the output simulation for the OR logic gate. For the benefit of simplicity, again we only shows 2-bit input  $A_{j0:1j}$  and  $B_{j0:1j}$ . Our input  $A_{j0:1j}=01$  and  $B_{j0:1j}=11$ , the output  $Z_{j0:1j}=A(\text{or})B$  shown is 11, which is as expected.

### LVS Result

```
1 @(#)SCDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64 bit/LVS -dir /
  home/scf-11/anhv/EE477_VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477_VLSI/
  cds/LVS/layout /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules ...
8
9 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/layout/netlist
10 count
11 121 nets
12 51 terminals
13 148 pmos
14 148 nmos
```




Figure 1.24: Or Simulation

```
15
16 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic/netlist
17 count
18 121 nets
19 51 terminals
20 86 pmos
21 86 nmos
22
23
24 Terminal correspondence points
25 N95 N64 A<0>
26 N82 N54 A<10>
27 N75 N53 A<11>
28 N119 N52 A<12>
29 N112 N51 A<13>
30 N107 N50 A<14>
31 N103 N49 A<15>
32 N87 N63 A<1>
33 N81 N62 A<2>
34 N74 N61 A<3>
35 N118 N60 A<4>
36 N111 N59 A<5>
37 N106 N58 A<6>
38 N102 N57 A<7>
39 N98 N56 A<8>
40 N91 N55 A<9>
41 N120 N15 B<0>
42 N96 N5 B<10>
43 N88 N4 B<11>
44 N83 N3 B<12>
45 N76 N2 B<13>
46 N121 N83 B<14>
47 N114 N82 B<15>
48 N113 N14 B<1>
49 N108 N13 B<2>
50 N104 N12 B<3>
51 N99 N11 B<4>
```



```
52 N93 N10 B<5>
53 N86 N9 B<6>
54 N80 N8 B<7>
55 N73 N7 B<8>
56 N117 N6 B<9>
57 N101 N32 OR_en
58 N90 N34 Z<0>
59 N92 N39 Z<10>
60 N85 N40 Z<11>
61 N79 N41 Z<12>
62 N72 N42 Z<13>
63 N116 N43 Z<14>
64 N110 N47 Z<15>
65 N84 N45 Z<1>
66 N78 N33 Z<2>
67 N71 N48 Z<3>
68 N115 N46 Z<4>
69 N109 N44 Z<5>
70 N105 N35 Z<6>
71 N100 N36 Z<7>
72 N97 N37 Z<8>
73 N89 N38 Z<9>
74 N77 N0 gnd!
75 N94 N1 vdd!
76
77 Devices in the netlist but not in the rules:
78     pcapacitor
79 Devices in the rules but not in the netlist:
80     cap nfet pfet nmos4 pmos4
81
82 The net-lists match.
83
84             layout schematic
85             instances
86 un-matched      0      0
87 rewired         0      0
88 size errors     0      0
89 pruned          0      0
90 active          296    172
91 total           296    172
92
93             nets
94 un-matched      0      0
95 merged          0      0
96 pruned          0      0
97 active          121    121
98 total           121    121
99
100            terminals
101 un-matched      0      0
102 matched but
103 different type  0      0
104 total           51     51
105
106
107 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
```



```
108
109 devbad.out :
110
111 netbad.out :
112
113 mergenet.out :
114
115 termbad.out :
116
117 prunenet.out :
118
119 prunedev.out :
120
121 audit.out :
122
123
124 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
125
126 devbad.out :
127
128 netbad.out :
129
130 mergenet.out :
131
132 termbad.out :
133
134 prunenet.out :
135
136 prunedev.out :
137
138 audit.out :
```

Code Listing 1.9: Or LVS Result

### Block Optimization

In the section below we implemented dynamic logic for OR, which helps reduce the number of transistors used compared to the static CMOS circuit. In addition, the static power loss is less in dynamic logic circuit, and switching speed is faster because of lower load capacitance  $C_{load}$  and interconnection capacitance  $C_{int}$




Figure 1.25: Or Cell Optimization




Figure 1.26: Or logic Optimization

## 1.3 Memory Stage

For this project we will only need 512 bit SRAM using two 256 memory banks, therefore we modified the previous design to fit this purpose and reduce the layout area.

### 1.3.1 Schematic Design




Figure 1.27: *Memory schematic*

### 1.3.2 Layout Design




Figure 1.28: *Memory layout*



### 1.3.3 LVS Result

```
1 @(#)SCDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
   home/scf-11/anhv/EE477_VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477_VLSI/
   cds/LVS/layout /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules ...
8
9 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/layout/netlist
10 count
11 1355 nets
12 42 terminals
13 1490 pmos
14 2466 nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic/netlist
17 count
18 1355 nets
19 42 terminals
20 1345 pmos
21 2321 nmos
22
23
24 Terminal correspondence points
25 N1362 N126 A<0>
26 N1355 N190 A<1>
27 N1352 N40 A<2>
28 N1346 N188 A<3>
29 N1382 N189 A<4>
30 N1347 N85 data<0>
31 N1385 N75 data<10>
32 N1380 N74 data<11>
33 N1376 N73 data<12>
34 N1372 N57 data<13>
35 N1367 N37 data<14>
36 N1361 N34 data<15>
37 N1384 N84 data<1>
38 N1379 N83 data<2>
39 N1375 N82 data<3>
40 N1371 N81 data<4>
41 N1366 N80 data<5>
42 N1359 N79 data<6>
43 N1353 N78 data<7>
44 N1350 N77 data<8>
45 N1344 N76 data<9>
46 N1349 N0 gnd!
47 N1360 N102 out<0>
48 N1383 N92 out<10>
49 N1378 N91 out<11>
50 N1374 N90 out<12>
51 N1370 N89 out<13>
52 N1365 N88 out<14>
```



```
53 N1358 N87 out<15>
54 N1354 N101 out<1>
55 N1351 N100 out<2>
56 N1345 N99 out<3>
57 N1381 N98 out<4>
58 N1377 N97 out<5>
59 N1373 N96 out<6>
60 N1369 N95 out<7>
61 N1364 N94 out<8>
62 N1357 N93 out<9>
63 N1368 N185 precharge
64 N1356 N86 read_en
65 N1363 N1 vdd!
66 N1348 N33 write_en
67
68 Devices in the netlist but not in the rules:
69 pcapacitor
70 Devices in the rules but not in the netlist:
71 cap nfet pfet nmos4 pmos4
72
73 The net-lists match.
74
75 layout schematic
76 instances
77 un-matched 0 0
78 rewired 0 0
79 size errors 0 0
80 pruned 0 0
81 active 3956 3666
82 total 3956 3666
83
84 nets
85 un-matched 0 0
86 merged 0 0
87 pruned 0 0
88 active 1355 1355
89 total 1355 1355
90
91 terminals
92 un-matched 0 0
93 matched but
94 different type 0 0
95 total 42 42
96
97
98 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
99
100 devbad.out :
101
102 netbad.out :
103
104 mergenet.out :
105
106 termbad.out :
107
108 prunenet.out :
```






```
109
110 prunedev.out :
111
112 audit.out :
113
114
115 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
116
117 devbad.out :
118
119 netbad.out :
120
121 mergenet.out :
122
123 termbad.out :
124
125 prunenet.out :
126
127 prunedev.out :
128
129 audit.out :
```

Code Listing 1.10: Memory LVS Result

## 1.4 Stage Registers

The section below show the schematic and layout of the stage registers. Namely, the stages are ID+EX, EX+MEM, and MEM+WB stages. The write back path is partially combined with the MEM+WB stage register for correct data arrival timing for correct functionality and partially combined with the front end, namely using the 1 to 8 demux to feed the data back to the register files.

### 1.4.1 Schematic Design



**Figure 1.29:** *Stage Register of ID+EX, EX+MEM, and MEM+WB schematic.*



### 1.4.2 Layout Design




Figure 1.30: *Id + Ex Stage Layout*




Figure 1.31: *Ex+Mem Stage Layout*




Figure 1.32: *Mem+WB stage layout*

### 1.4.3 LVS Result

```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64 bit/LVS -dir /
  home/scf-11/anhv/EE477_VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477_VLSI/
  cds/LVS/layout /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules...
8
9 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/layout/netlist
```



```
10      count
11      862          nets
12      134          terminals
13      1980         pmos
14      1980         nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477.VLSI/cds/LVS/schematic/netlist
17      count
18      862          nets
19      136          terminals
20      924          pmos
21      924          nmos
22
23
24 Terminal correspondence points
25 N781      N53      ADD_en
26 N853      N82      AND_en
27 N826      N72      Data_in
28 N759      N46      Dest_Reg<0>
29 N745      N134     Dest_Reg<1>
30 N733      N119     Dest_Reg<2>
31 N809      N145     Dest_value<0>
32 N791      N71      Dest_value<1>
33 N776      N133     Dest_value<2>
34 N836      N55      MUL_en
35 N729      N78      Mem_select
36 N808      N83      OR_en
37 N751      N69      Reg1<0>
38 N800      N59      Reg1<10>
39 N782      N90      Reg1<11>
40 N766      N89      Reg1<12>
41 N752      N88      Reg1<13>
42 N742      N87      Reg1<14>
43 N728      N70      Reg1<15>
44 N741      N68      Reg1<1>
45 N860      N67      Reg1<2>
46 N848      N66      Reg1<3>
47 N831      N65      Reg1<4>
48 N813      N64      Reg1<5>
49 N793      N63      Reg1<6>
50 N778      N62      Reg1<7>
51 N761      N61      Reg1<8>
52 N748      N60      Reg1<9>
53 N833      N140     Reg2<0>
54 N840      N95      Reg2<10>
55 N823      N94      Reg2<11>
56 N804      N93      Reg2<12>
57 N786      N92      Reg2<13>
58 N771      N91      Reg2<14>
59 N758      N86      Reg2<15>
60 N814      N144     Reg2<1>
61 N797      N105     Reg2<2>
62 N780      N104     Reg2<3>
63 N765      N103     Reg2<4>
64 N749      N102     Reg2<5>
65 N738      N101     Reg2<6>
```



66	N857	N99	Reg2<7>
67	N845	N97	Reg2<8>
68	N828	N96	Reg2<9>
69	N842	N79	Reg_write
70	N796	N54	SUB_en
71	N815	N84	Shift_dir
72	N736	N56	Shift_en
73	N754	N81	VR_select
74	N849	N77	Value_select
75	N764	N136	add_en
76	N837	N142	and_en
77	N774	N117	clock
78	N832	N6	data_in
79	N834	N36	dest_reg <0>
80	N817	N35	dest_reg <1>
81	N798	N73	dest_reg <2>
82	N795	N120	dest_value <0>
83	N779	N146	dest_value <1>
84	N763	N98	dest_value <2>
85	N858	N43	mem_select
86	N812	N137	mul_en
87	N773	N143	or_en
88	N777	N129	read1_in <0>
89	N838	N21	read1_in <10>
90	N821	N20	read1_in <11>
91	N801	N17	read1_in <12>
92	N783	N132	read1_in <13>
93	N767	N131	read1_in <14>
94	N753	N135	read1_in <15>
95	N762	N128	read1_in <1>
96	N747	N127	read1_in <2>
97	N735	N126	read1_in <3>
98	N855	N125	read1_in <4>
99	N843	N100	read1_in <5>
100	N825	N16	read1_in <6>
101	N806	N15	read1_in <7>
102	N788	N14	read1_in <8>
103	N772	N22	read1_in <9>
104	N760	N80	read2_in <0>
105	N750	N25	read2_in <10>
106	N739	N24	read2_in <11>
107	N859	N23	read2_in <12>
108	N846	N147	read2_in <13>
109	N829	N148	read2_in <14>
110	N810	N130	read2_in <15>
111	N746	N34	read2_in <1>
112	N734	N33	read2_in <2>
113	N854	N32	read2_in <3>
114	N839	N31	read2_in <4>
115	N822	N30	read2_in <5>
116	N803	N29	read2_in <6>
117	N785	N28	read2_in <7>
118	N770	N27	read2_in <8>
119	N757	N26	read2_in <9>
120	N816	N4	reg_write
121	N851	N118	reset



```
122 N789 N5 shift_dir
123 N819 N138 shift_en
124 N775 N149 sub_en
125 N802 N52 value<0>
126 N740 N42 value<10>
127 N861 N41 value<11>
128 N847 N40 value<12>
129 N830 N39 value<13>
130 N811 N38 value<14>
131 N792 N37 value<15>
132 N784 N51 value<1>
133 N769 N50 value<2>
134 N756 N49 value<3>
135 N744 N48 value<4>
136 N731 N47 value<5>
137 N850 N76 value<6>
138 N835 N75 value<7>
139 N818 N74 value<8>
140 N799 N58 value<9>
141 N732 N123 value_in<0>
142 N737 N19 value_in<10>
143 N856 N18 value_in<11>
144 N844 N12 value_in<12>
145 N827 N10 value_in<13>
146 N807 N9 value_in<14>
147 N790 N2 value_in<15>
148 N852 N122 value_in<1>
149 N841 N13 value_in<2>
150 N824 N11 value_in<3>
151 N805 N7 value_in<4>
152 N787 N116 value_in<5>
153 N768 N115 value_in<6>
154 N755 N114 value_in<7>
155 N743 N113 value_in<8>
156 N730 N112 value_in<9>
157 N820 N85 value_select
158 N794 N141 vr_select
```

159  
160 Devices in the netlist but not in the rules:

161 pcapacitor

162 Devices in the rules but not in the netlist:

163 cap nfet pfet nmos4 pmos4

164

165 The net-lists match.

166

	layout	schematic
	instances	
169 un-matched	0	0
170 rewired	0	0
171 size errors	0	0
172 pruned	0	0
173 active	3960	1848
174 total	3960	1848

175

	nets	
176 un-matched	0	0

177



```
178 merged 0 0
179 pruned 0 0
180 active 862 862
181 total 862 862
182
183 terminals
184 un-matched 0 0
185 matched but
186 different type 0 0
187 total 134 136
188
189
190 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
191
192 devbad.out :
193
194 netbad.out :
195
196 mergenet.out :
197
198 termbad.out :
199
200 prunenet.out :
201
202 prunedev.out :
203
204 audit.out :
205
206
207 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
208
209 devbad.out :
210
211 netbad.out :
212
213 mergenet.out :
214
215 termbad.out :
216
217 prunenet.out :
218
219 prunedev.out :
220
221 audit.out :
```

Code Listing 1.11: ID+EX Stage Register LVS Result

```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
   home/scf-11/anhv/EE477-VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477-VLSI/
   cds/LVS/layout /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules...
```



```
8
9 Net-list summary for /home/scf-11/anhv/EE477.VLSI/cds/LVS/layout/netlist
10 count
11 719 nets
12 114 terminals
13 1650 pmos
14 1650 nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477.VLSI/cds/LVS/schematic/netlist
17 count
18 719 nets
19 114 terminals
20 770 pmos
21 770 nmos
22
23
24 Terminal correspondence points
25 N688 N61 Data_in
26 N634 N43 Dest_Reg<0>
27 N623 N42 Dest_Reg<1>
28 N610 N41 Dest_Reg<2>
29 N606 N63 Mem_select
30 N629 N80 Reg1<0>
31 N667 N70 Reg1<10>
32 N653 N69 Reg1<11>
33 N640 N68 Reg1<12>
34 N630 N67 Reg1<13>
35 N620 N66 Reg1<14>
36 N605 N65 Reg1<15>
37 N618 N79 Reg1<1>
38 N716 N78 Reg1<2>
39 N705 N77 Reg1<3>
40 N692 N76 Reg1<4>
41 N678 N75 Reg1<5>
42 N663 N74 Reg1<6>
43 N650 N73 Reg1<7>
44 N635 N72 Reg1<8>
45 N626 N71 Reg1<9>
46 N699 N64 Reg_write
47 N707 N62 Value_select
48 N676 N96 alu<0>
49 N713 N86 alu<10>
50 N703 N85 alu<11>
51 N690 N84 alu<12>
52 N674 N83 alu<13>
53 N659 N82 alu<14>
54 N645 N81 alu<15>
55 N661 N95 alu<1>
56 N649 N94 alu<2>
57 N638 N93 alu<3>
58 N625 N92 alu<4>
59 N612 N91 alu<5>
60 N712 N90 alu<6>
61 N701 N89 alu<7>
62 N687 N88 alu<8>
63 N672 N87 alu<9>
```





64	N616	N105	alu_out <0>
65	N679	N115	alu_out <10>
66	N664	N116	alu_out <11>
67	N652	N100	alu_out <12>
68	N639	N99	alu_out <13>
69	N628	N98	alu_out <14>
70	N615	N97	alu_out <15>
71	N717	N106	alu_out <1>
72	N706	N107	alu_out <2>
73	N694	N108	alu_out <3>
74	N675	N109	alu_out <4>
75	N660	N110	alu_out <5>
76	N647	N111	alu_out <6>
77	N636	N112	alu_out <7>
78	N627	N113	alu_out <8>
79	N613	N114	alu_out <9>
80	N646	N21	clock
81	N693	N104	data_in
82	N695	N4	dest_reg <0>
83	N681	N3	dest_reg <1>
84	N665	N2	dest_reg <2>
85	N619	N1	gnd!
86	N715	N102	mem_select
87	N648	N60	read1_in <0>
88	N697	N50	read1_in <10>
89	N684	N49	read1_in <11>
90	N668	N48	read1_in <12>
91	N654	N47	read1_in <13>
92	N641	N46	read1_in <14>
93	N631	N45	read1_in <15>
94	N637	N59	read1_in <1>
95	N624	N58	read1_in <2>
96	N611	N57	read1_in <3>
97	N711	N56	read1_in <4>
98	N700	N55	read1_in <5>
99	N686	N54	read1_in <6>
100	N671	N53	read1_in <7>
101	N657	N52	read1_in <8>
102	N644	N51	read1_in <9>
103	N680	N27	reg_write
104	N709	N44	reset
105	N669	N20	value <0>
106	N617	N10	value <10>
107	N718	N9	value <11>
108	N704	N8	value <12>
109	N691	N7	value <13>
110	N677	N6	value <14>
111	N662	N5	value <15>
112	N655	N19	value <1>
113	N643	N18	value <2>
114	N633	N17	value <3>
115	N622	N16	value <4>
116	N608	N15	value <5>
117	N708	N14	value <6>
118	N696	N13	value <7>
119	N682	N12	value <8>



```
120 N666 N11 value<9>
121 N609 N38 value_in<0>
122 N614 N28 value_in<10>
123 N714 N26 value_in<11>
124 N702 N25 value_in<12>
125 N689 N24 value_in<13>
126 N673 N23 value_in<14>
127 N658 N22 value_in<15>
128 N710 N37 value_in<1>
129 N698 N36 value_in<2>
130 N685 N35 value_in<3>
131 N670 N34 value_in<4>
132 N656 N33 value_in<5>
133 N642 N32 value_in<6>
134 N632 N31 value_in<7>
135 N621 N30 value_in<8>
136 N607 N29 value_in<9>
137 N683 N103 value_select
138 N651 N0 vdd!
139
140 Devices in the netlist but not in the rules:
141     pcapacitor
142 Devices in the rules but not in the netlist:
143     cap nfet pfet nmos4 pmos4
144
145 The net-lists match.
146
147             layout schematic
148             instances
149 un-matched         0      0
150 rewired            0      0
151 size errors        0      0
152 pruned             0      0
153 active             3300   1540
154 total              3300   1540
155
156             nets
157 un-matched         0      0
158 merged             0      0
159 pruned             0      0
160 active             719    719
161 total              719    719
162
163             terminals
164 un-matched         0      0
165 matched but
166 different type    0      0
167 total             114    114
168
169
170 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
171
172 devbad.out:
173
174 netbad.out:
175
```



```
176 mergenet.out :
177
178 termbad.out :
179
180 prunenet.out :
181
182 prunedev.out :
183
184 audit.out :
185
186
187 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
188
189 devbad.out :
190
191 netbad.out :
192
193 mergenet.out :
194
195 termbad.out :
196
197 prunenet.out :
198
199 prunedev.out :
200
201 audit.out :
```

Code Listing 1.12: EX+MEM Stage Register LVS Result

```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
  home/scf-11/anhv/EE477-VLSI/cds/LVS -l -s -t /home/scf-11/anhv/EE477-VLSI/
  cds/LVS/layout /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules...
8
9 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout/netlist
10 count
11 473 nets
12 61 terminals
13 904 pmos
14 904 nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic/netlist
17 count
18 473 nets
19 61 terminals
20 472 pmos
21 472 nmos
22
23
24 Terminal correspondence points
25 N428 N58 Dest_Reg<0>
```



26	N424	N40	Dest_Reg<1>
27	N416	N41	Dest_Reg<2>
28	N465	N30	MEM_data<0>
29	N417	N7	MEM_data<10>
30	N469	N6	MEM_data<11>
31	N460	N5	MEM_data<12>
32	N453	N4	MEM_data<13>
33	N445	N3	MEM_data<14>
34	N437	N2	MEM_data<15>
35	N456	N29	MEM_data<1>
36	N448	N24	MEM_data<2>
37	N440	N22	MEM_data<3>
38	N433	N21	MEM_data<4>
39	N429	N20	MEM_data<5>
40	N425	N13	MEM_data<6>
41	N419	N12	MEM_data<7>
42	N470	N11	MEM_data<8>
43	N462	N10	MEM_data<9>
44	N413	N39	Mem_select
45	N461	N32	Reg_write
46	N432	N42	clock
47	N457	N64	dest_reg<0>
48	N450	N65	dest_reg<1>
49	N441	N66	dest_reg<2>
50	N421	N1	gnd!
51	N449	N31	reg_write
52	N467	N63	reset
53	N444	N67	value<0>
54	N420	N77	value<10>
55	N472	N52	value<11>
56	N464	N62	value<12>
57	N455	N59	value<13>
58	N447	N60	value<14>
59	N439	N61	value<15>
60	N436	N68	value<1>
61	N431	N69	value<2>
62	N427	N70	value<3>
63	N423	N71	value<4>
64	N414	N72	value<5>
65	N466	N73	value<6>
66	N458	N74	value<7>
67	N451	N75	value<8>
68	N442	N76	value<9>
69	N415	N35	value_in<0>
70	N418	N8	value_in<10>
71	N471	N53	value_in<11>
72	N463	N54	value_in<12>
73	N454	N55	value_in<13>
74	N446	N56	value_in<14>
75	N438	N57	value_in<15>
76	N468	N34	value_in<1>
77	N459	N33	value_in<2>
78	N452	N19	value_in<3>
79	N443	N18	value_in<4>
80	N435	N17	value_in<5>
81	N430	N16	value_in<6>



```
82     N426     N15     value_in<7>
83     N422     N14     value_in<8>
84     N412     N9      value_in<9>
85     N434     N0      vdd!
86
87 Devices in the netlist but not in the rules:
88     pcapacitor
89 Devices in the rules but not in the netlist:
90     cap nfet pfet nmos4 pmos4
91
92 The net-lists match.
93
94             layout  schematic
95             instances
96     un-matched      0      0
97     rewired         0      0
98     size errors     0      0
99     pruned          0      0
100    active          1808   944
101    total           1808   944
102
103             nets
104     un-matched      0      0
105     merged          0      0
106     pruned          0      0
107     active          473   473
108     total           473   473
109
110             terminals
111     un-matched      0      0
112     matched but
113     different type  0      0
114     total           61    61
115
116
117 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/schematic
118
119 devbad.out:
120
121 netbad.out:
122
123 mergenet.out:
124
125 termbad.out:
126
127 prunenet.out:
128
129 prunedev.out:
130
131 audit.out:
132
133
134 Probe files from /home/scf-11/anhv/EE477-VLSI/cds/LVS/layout
135
136 devbad.out:
137
```



```
138 netbad.out :
139
140 mergenet.out :
141
142 termbad.out :
143
144 prunenet.out :
145
146 prunedev.out :
147
148 audit.out :
```

Code Listing 1.13: MEM+WB Stage Register LVS Result

## 1.5 CPU

### 1.5.1 Schematic Design




Figure 1.33: CPU Schematic

### 1.5.2 Layout Design




Figure 1.34: CPU layout

## 1.6 Python Code List

### 1.6.1 Front-End Part

For Python code optimization part, we applied the out-of-order algorithm, that is exchange the order of instructions to avoid the data hazard and keep the functionality of the program.

#### Instruction Decoding

The program can be divided into three parts. The first part is to decode the input instructions and give the instructions in normal order. Here shows the Python code.

```
1 def Five_bit(addr):
2     if len(addr) < 6:
3         for i in range(5 - len(addr)):
4             addr = '0' + addr
5         return addr
6
7 def Three_bit(addr):
8     if len(addr) < 4:
9         for i in range(3 - len(addr)):
10            addr = '0' + addr
11        return addr
12
13 def HexToBin(input_addr):
14     if input_addr[-1] == 'B':
15         return input_addr[0:-1]
```





```
16     else:
17         addr = bin(int(input_addr[0:-1], 16))[2:]
18         return Five_bit(addr)
19
20 def DecToBin(input_addr):
21     return Three_bit(bin(int(input_addr))[2:])
22
23 def STOREI(splited):
24     a=[]
25     if splited[1][-1] == '}':
26         burst = splited[1][-2]
27         address = HexToBin(splited[2])
28     else:
29         burst = '1'
30         address = HexToBin(splited[1])
31     if (burst == '1' or burst == '2' or burst == '4') != True:
32         return 'Error1'
33     else:
34         if (burst == '1' or (address[-1] == '0' and burst == '2') or (address[-2:]
35 == '00' and burst == '4')) != True:
36             # print burst
37             # print address[-1]
38             return 'Error2'
39         else:
40             if burst == '1':
41                 a.append(['STOREI', 'External', splited[-1][1:], ',', ',', 'word', address])
42                 return a
43             if burst == '2':
44                 a.append(['STOREI', 'External', splited[-2][1:], ',', ',', 'word', address])
45                 a.append(['STOREI', 'External', splited[-1][2:-1], ',', ',', 'word', Five_bit(
46 str(int(address)+1))])
47                 return a
48             if burst == '4':
49                 a.append(['STOREI', 'External', splited[-4][1:], ',', ',', 'word', address])
50                 a.append(['STOREI', 'External', splited[-3][2:-1], ',', ',', 'word', Five_bit(
51 str(int(address)+1))])
52                 a.append(['STOREI', 'External', splited[-2][2:-1], ',', ',', 'word', Five_bit(
53 str(int(address)+10))])
54                 a.append(['STOREI', 'External', splited[-1][2:-1], ',', ',', 'word', Five_bit(
55 str(int(address)+11))])
56                 return a
57
58 def STORE(splited):
59     return ['STORE', 'Reg', (splited[2][1]), ',', ',', 'word', HexToBin(splited[1])]
60
61 def LOADI(splited):
62     return ['LOADI', 'External', splited[-1][1:], ',', ',', 'Reg', (splited[1][1])]
63
64 def LOAD(splited):
65     return ['LOAD', 'word', HexToBin(splited[-1]), ',', ',', 'Reg', (splited[1][1])]
66
67 def AND(splited):
68     return ['AND', 'Reg', (splited[2][1]), 'Reg', (splited[3][1]), 'Reg', (splited
69 [1][1])]
70
71 def ANDI(splited):
```



```
66     return ['ANDI', 'Reg', (splited [2][1]), 'External', splited [-1][0:], 'Reg', (
67         splited [1][1])]
68 def OR(splited):
69     return ['OR', 'Reg', (splited [2][1]), 'Reg', (splited [3][1]), 'Reg', (splited
70         [1][1])]
71 def ORI(splited):
72     return ['ORI', 'Reg', (splited [2][1]), 'External', splited [-1][0:], 'Reg', (splited
73         [1][1])]
74 def ADD(splited):
75     return ['ADD', 'Reg', (splited [2][1]), 'Reg', (splited [3][1]), 'Reg', (splited
76         [1][1])]
77 def ADDI(splited):
78     return ['ADDI', 'Reg', (splited [2][1]), 'External', splited [-1][0:], 'Reg', (
79         splited [1][1])]
80 def NOP(splited):
81     return ['NOP', '', '', '', '', '', '', '']
82
83 def MUL(splited):
84     return ['MUL', 'Reg', (splited [2][1]), 'Reg', (splited [-1][1:]), 'Reg', (splited
85         [1][1])]
86 def MULI(splited):
87     return ['MULI', 'Reg', (splited [2][1]), 'External', splited [-1][1:], 'Reg', (
88         splited [1][1])]
89 def MIN(splited):
90     return ['MIN', 'Reg', (splited [2][1]), 'Reg', (splited [-1][1:]), 'Reg', (splited
91         [1][1])]
92 def MINI(splited):
93     return ['MINI', 'Reg', (splited [2][1]), 'External', splited [-1][1:], 'Reg', (
94         splited [1][1])]
95 def SFL(splited):
96     return ['SFL', 'Reg', (splited [2][1]), 'External', splited [-1][1:], 'Reg', (splited
97         [1][1])]
98 def SFR(splited):
99     return ['SFR', 'Reg', (splited [2][1]), 'External', splited [-1][1:], 'Reg', (splited
100         [1][1])]
101 def Bubble(input_op1, input_op2):
102     bubble = False
103     if (input_op1 [5] == input_op2 [1]) and (input_op1 [5] != ''):
104         if input_op1 [6] == input_op2 [2]:
105             bubble = True
106         if input_op1 [5] == input_op2 [3] and (input_op1 [5] != ''):
107             if input_op1 [6] == input_op2 [4]:
108                 bubble = True
109     return bubble
110
```



```
111 def write_array(files ,array):
112     for i in array:
113         files.write(i+'\t')
114     files.write('\n')
115
116 def write_NOP( files ,bubble):
117     if bubble == True:
118         write_array( files ,['NOP',' ',' ',' ',' ',' ',' ',' '])
119         write_array( files ,['NOP',' ',' ',' ',' ',' ',' ',' '])
120         write_array( files ,['NOP',' ',' ',' ',' ',' ',' ',' '])
121
122 FileIn = open('input.txt','r')
123 FileOut = open('output.txt','w')
124
125 ## Initialization
126 last = [' ',' ',' ',' ',' ',' ',' ',' ']
127 ## Main Loop
128 for words in FileIn:
129     bubble = False
130     input_op = words.split()
131     if input_op[0] == 'NOP':
132         new = NOP(input_op)
133         last = new
134         write_array( FileOut , last)
135     elif input_op[0] == 'STOREI':
136         if STOREI(input_op) == 'Error1':
137             FileOut.write('Error1'+'\n')
138         elif STOREI(input_op) == 'Error2':
139             FileOut.write('Error2'+'\n')
140         else:
141             new = STOREI(input_op)[0]
142             last = STOREI(input_op)[-1]
143             for i in STOREI(input_op):
144                 write_array( FileOut , i)
145     elif input_op[0] == 'STORE':
146         new = STORE(input_op)
147         last = new
148         write_array( FileOut , last)
149     elif input_op[0] == 'LOADI':
150         new = LOADI(input_op)
151         last = new
152         write_array( FileOut , last)
153     elif input_op[0] == 'LOAD':
154         new = LOAD(input_op)
155         last = new
156         write_array( FileOut , last)
157     elif input_op[0] == 'AND':
158         new = AND(input_op)
159         last = new
160         write_array( FileOut , last)
161     elif input_op[0] == 'ANDI':
162         new = ANDI(input_op)
163         last = new
164         write_array( FileOut , last)
165     elif input_op[0] == 'OR':
166         new = OR(input_op)
```



```
167     last = new
168     write_array (FileOut , last)
169     elif input_op[0]== 'ORI':
170         new = ORI(input_op)
171         last = new
172         write_array (FileOut , last)
173     elif input_op[0]== 'ADD':
174         new = ADD(input_op)
175         last = new
176         write_array (FileOut , last)
177     elif input_op[0]== 'ADDI':
178         new = ADDI(input_op)
179         last = new
180         write_array (FileOut , last)
181     elif input_op[0]== 'MUL':
182         new = MUL(input_op)
183         last = new
184         write_array (FileOut , last)
185     elif input_op[0]== 'MULI':
186         new = MULI(input_op)
187         last = new
188         write_array (FileOut , last)
189     elif input_op[0]== 'MIN':
190         new = MIN(input_op)
191         last = new
192         write_array (FileOut , last)
193     elif input_op[0]== 'MINI':
194         new = MINI(input_op)
195         last = new
196         write_array (FileOut , last)
197     elif input_op[0]== 'SFL':
198         new = SFL(input_op)
199         last = new
200         write_array (FileOut , last)
201     elif input_op[0]== 'SFR':
202         new = SFR(input_op)
203         last = new
204         write_array (FileOut , last)
205
206 FileIn . close ()
207 FileOut . close ()
```

Code Listing 1.14: Part 1: Instruction Decoding

## Out-of-Order Algorithm

Here we applied the out-of-order concept, that is swapping the positions of two instructions while keeping the functionality of the pro-gram, then we can avoid insert the "NOP" instruction and save some clocks. And if there is no way to solve the data dependency with swapping the instructions, it will insert minimal number of "NOP" instructions. Here gives the Python code.

```
1 def write_array (files , array):
2     for i in array:
3         files . write (i+ '\t')
```



```
4 files.write('\n')
5
6 def conflict(input_op1, input_op2):
7     bubble = False
8     if (input_op1[5] == input_op2[1]) and (input_op1[5] != ''):
9         if input_op1[6] == input_op2[2]:
10            bubble = True
11        if input_op1[5] == input_op2[3] and (input_op1[5] != ''):
12            if input_op1[6] == input_op2[4]:
13                bubble = True
14        return bubble
15
16 def findit(instr, array):
17     find = False
18     for i in array:
19         if conflict(instr.split('\t'), i.split('\t')) == False:
20             find = True
21             for j in array:
22                 if j == i:
23                     break
24                 elif conflict(j.split('\t'), i.split('\t')) == True:
25                     find = False
26                     break
27             if find == True:
28                 break
29     if find == False:
30         return None
31     elif find == True:
32         return i
33
34 ## swap position of a and b in list
35 def swaplist(lists, a, b):
36     counta = countb = 0
37     finda = False
38     findb = False
39     for i in lists:
40         if i == a:
41             finda = True
42             break
43         if finda == False:
44             counta = counta + 1
45     for i in lists:
46         if i == b:
47             findb = True
48             break
49         if findb == False:
50             countb = countb + 1
51     lists[counta] = b
52     lists[countb] = a
53     return lists
54
55 FileIn = open('output.txt', 'r')
56 FileOut = open('output-OFO.txt', 'w')
57 A=[]
58 B=[]
59 for i in FileIn:
```



```
60 A.append(i)
61
62 while A != []:
63     if len(A) == 3:
64         tommy = A[0]
65         B.append(tommy)
66         A = A[1:]
67         for count in range(0,2):
68             if findit(tommy,A[count:]) != None:
69                 A = swaplist(A,A[count],findit(tommy,A[count:]))
70             else:
71                 for count_NOP in range(3-count):
72                     A.insert(count, 'NOP'+'\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+
'\n')
73                 break
74     elif len(A) == 2:
75         tommy = A[0]
76         B.append(tommy)
77         A = A[1:]
78         for count in range(0,1):
79             if findit(tommy,A[count:]) != None:
80                 A = swaplist(A,A[count],findit(tommy,A[count:]))
81             else:
82                 for count_NOP in range(3-count):
83                     A.insert(count, 'NOP'+'\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+
'\n')
84                 break
85     elif len(A) == 1:
86         tommy = A[0]
87         B.append(tommy)
88         A = A[1:]
89     else:
90         tommy = A[0]
91         B.append(tommy)
92         A = A[1:]
93         for count in range(0,3):
94             if findit(tommy,A[count:]) != None:
95                 A = swaplist(A,A[count],findit(tommy,A[count:]))
96             else:
97                 for count_NOP in range(3-count):
98                     A.insert(count, 'NOP'+'\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+\t'+''+
'\n')
99                 break
100
101 for i in B:
102     FileOut.write(i)
```

Code Listing 1.15: Part 2: Out-of-Order Algorithm Implementation

## Vector File Generation

Part 3 is for compiling the output file generated by Part 2 to readable vector file. Compared with in Phase 1, we divided the time unit to 10, say if the clock is 10ns, then the time unit in the vector file will be 1ns, this will provide more maneuverability of the signal, which can help saving power and clock period.





```
Address[2], Address[1], Address[0], Dest_Reg, Reg1, Reg2, VR_select, AND_en
, OR_en, ADD_en, SUB, MUL_en, SHIFT_en, SHIFT_dir, Dest_value[0],
Dest_value[1], Dest_value[2], Data_in, Write_en, Read_en, Precharge,
Value_select, MEM_select, Reg_write]
32 Write_en_heap = ['0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0',
'0','0','0','0','0']
33 Read_en_heap = ['0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0',
'0','0','0','0','0']
34 Precharge_heap = ['1','1','1','1','1','1','1','1','1','1','1','1','1','1','1','1',
'1','1','1','1','1']
35 Addr_0_heap = ['0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0',
'0','0','0','0','0']
36 Addr_1_heap = ['0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0',
'0','0','0','0','0']
37 Addr_2_heap = ['0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0',
'0','0','0','0','0']
38 Addr_3_heap = ['0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0',
'0','0','0','0','0']
39 Addr_4_heap = ['0','0','0','0','0','0','0','0','0','0','0','0','0','0','0','0',
'0','0','0','0','0']
40 count = 0
41 for i in FileIn:
42     last = i.split()
43     if last[0] == 'NOP':
44         for i in range(10):
45             count = count + 1
46             #print 'NOP'
47             command[13] = command[14] = command[15] = command[16] = command[17] =
command[18] = command[19] = command[-1] = '0'
48             ## Get value from heap
49             #print Write_en_heap
50             command[24] = Write_en_heap[0]
51             Write_en_heap = Write_en_heap[1:]
52             command[25] = Read_en_heap[0]
53             Read_en_heap = Read_en_heap[1:]
54             command[26] = Precharge_heap[0]
55             Precharge_heap = Precharge_heap[1:]
56             command[4] = Addr_0_heap[0]
57             Addr_0_heap = Addr_0_heap[1:]
58             command[5] = Addr_1_heap[0]
59             Addr_1_heap = Addr_1_heap[1:]
60             command[6] = Addr_2_heap[0]
61             Addr_2_heap = Addr_2_heap[1:]
62             command[7] = Addr_3_heap[0]
63             Addr_3_heap = Addr_3_heap[1:]
64             command[8] = Addr_4_heap[0]
65             Addr_4_heap = Addr_4_heap[1:]
66             ## Insert value to heap
67             Write_en_heap.append('0')
68             Read_en_heap.append('0')
69             Precharge_heap.append('1')
70             Addr_0_heap.append('0')
71             Addr_1_heap.append('0')
72             Addr_2_heap.append('0')
73             Addr_3_heap.append('0')
74             Addr_4_heap.append('0')
```





```
75     write_array(FileOut2,[str(count)]+command)
76 elif last[0] == 'STOREI':
77     for i in range(10):
78         count = count + 1
79         command[0] = last[2][0]
80         command[1] = last[2][1]
81         command[2] = last[2][2]
82         command[3] = last[2][3]
83         command[13] = command[14] = command[15] = command[16] = command[17] =
command[18] = command[19] = command[29] = '0'
84         command[23] = '1'
85         ## Get value from heap
86         command[24] = Write_en_heap[0]
87         Write_en_heap = Write_en_heap[1:]
88         command[25] = Read_en_heap[0]
89         Read_en_heap = Read_en_heap[1:]
90         command[26] = Precharge_heap[0]
91         Precharge_heap = Precharge_heap[1:]
92         command[4] = Addr_0_heap[0]
93         Addr_0_heap = Addr_0_heap[1:]
94         command[5] = Addr_1_heap[0]
95         Addr_1_heap = Addr_1_heap[1:]
96         command[6] = Addr_2_heap[0]
97         Addr_2_heap = Addr_2_heap[1:]
98         command[7] = Addr_3_heap[0]
99         Addr_3_heap = Addr_3_heap[1:]
100        command[8] = Addr_4_heap[0]
101        Addr_4_heap = Addr_4_heap[1:]
102        if (i == 0) == True:
103            Write_en_heap.append('0')
104            Read_en_heap.append('0')
105            Precharge_heap.append('0')
106            Addr_0_heap.append('0')
107            Addr_1_heap.append('0')
108            Addr_2_heap.append('0')
109            Addr_3_heap.append('0')
110            Addr_4_heap.append('0')
111        elif (i == 1) == True:
112            Write_en_heap.append('0')
113            Read_en_heap.append('0')
114            Precharge_heap.append('0')
115            Addr_0_heap.append(last[-1][0])
116            Addr_1_heap.append(last[-1][1])
117            Addr_2_heap.append(last[-1][2])
118            Addr_3_heap.append(last[-1][3])
119            Addr_4_heap.append(last[-1][4])
120        elif (i >= 2 and i <=4) == True:
121            Write_en_heap.append('0')
122            Read_en_heap.append('0')
123            Precharge_heap.append('1')
124            Addr_0_heap.append(last[-1][0])
125            Addr_1_heap.append(last[-1][1])
126            Addr_2_heap.append(last[-1][2])
127            Addr_3_heap.append(last[-1][3])
128            Addr_4_heap.append(last[-1][4])
129        elif (i >=5 and i <=8) == True:
```



```
130     ## Insert value to heap
131     Write_en_heap.append('1')
132     Read_en_heap.append('0')
133     Precharge_heap.append('1')
134     Addr_0_heap.append(last[-1][0])
135     Addr_1_heap.append(last[-1][1])
136     Addr_2_heap.append(last[-1][2])
137     Addr_3_heap.append(last[-1][3])
138     Addr_4_heap.append(last[-1][4])
139     else:
140         Write_en_heap.append('0')
141         Read_en_heap.append('0')
142         Precharge_heap.append('1')
143         Addr_0_heap.append('0')
144         Addr_1_heap.append('0')
145         Addr_2_heap.append('0')
146         Addr_3_heap.append('0')
147         Addr_4_heap.append('0')
148     write_array(FileOut2, [str(count)]+command)
149 elif last[0] == 'STORE':
150     for i in range(10):
151         count = count + 1
152         command[10] = last[2]
153         command[13] = command[14] = command[15] = command[16] = command[17] =
154         command[18] = command[19] = command[23] = command[29] = '0'
155         ## Get value from heap
156         command[24] = Write_en_heap[0]
157         Write_en_heap = Write_en_heap[1:]
158         command[25] = Read_en_heap[0]
159         Read_en_heap = Read_en_heap[1:]
160         command[26] = Precharge_heap[0]
161         Precharge_heap = Precharge_heap[1:]
162         command[4] = Addr_0_heap[0]
163         Addr_0_heap = Addr_0_heap[1:]
164         command[5] = Addr_1_heap[0]
165         Addr_1_heap = Addr_1_heap[1:]
166         command[6] = Addr_2_heap[0]
167         Addr_2_heap = Addr_2_heap[1:]
168         command[7] = Addr_3_heap[0]
169         Addr_3_heap = Addr_3_heap[1:]
170         command[8] = Addr_4_heap[0]
171         Addr_4_heap = Addr_4_heap[1:]
172         if (i == 0) == True:
173             Write_en_heap.append('0')
174             Read_en_heap.append('0')
175             Precharge_heap.append('0')
176             Addr_0_heap.append('0')
177             Addr_1_heap.append('0')
178             Addr_2_heap.append('0')
179             Addr_3_heap.append('0')
180             Addr_4_heap.append('0')
181         elif (i == 1) == True:
182             Write_en_heap.append('0')
183             Read_en_heap.append('0')
184             Precharge_heap.append('0')
185             Addr_0_heap.append(last[-1][0])
```



```
185     Addr_1_heap.append(last[-1][1])
186     Addr_2_heap.append(last[-1][2])
187     Addr_3_heap.append(last[-1][3])
188     Addr_4_heap.append(last[-1][4])
189     elif (i >= 2 and i <=4) == True:
190         Write_en_heap.append('0')
191         Read_en_heap.append('0')
192         Precharge_heap.append('1')
193         Addr_0_heap.append(last[-1][0])
194         Addr_1_heap.append(last[-1][1])
195         Addr_2_heap.append(last[-1][2])
196         Addr_3_heap.append(last[-1][3])
197         Addr_4_heap.append(last[-1][4])
198     elif (i >=5 and i <=8) == True:
199         ## Insert value to heap
200         Write_en_heap.append('1')
201         Read_en_heap.append('0')
202         Precharge_heap.append('1')
203         Addr_0_heap.append(last[-1][0])
204         Addr_1_heap.append(last[-1][1])
205         Addr_2_heap.append(last[-1][2])
206         Addr_3_heap.append(last[-1][3])
207         Addr_4_heap.append(last[-1][4])
208     else:
209         Write_en_heap.append('0')
210         Read_en_heap.append('0')
211         Precharge_heap.append('1')
212         Addr_0_heap.append('0')
213         Addr_1_heap.append('0')
214         Addr_2_heap.append('0')
215         Addr_3_heap.append('0')
216         Addr_4_heap.append('0')
217     write_array(FileOut2,[str(count)]+command)
218     elif last[0] == 'LOADI':
219         for i in range(10):
220             count = count + 1
221             command[0] = last[2][0]
222             command[1] = last[2][1]
223             command[2] = last[2][2]
224             command[3] = last[2][3]
225             command[9] = last[-1]
226             command[13] = command[14] = command[15] = command[16] = command[17] =
command[18] = command[19] = command[28] = '0'
227             command[27] = command[29] = '1'
228             ## Get value from heap
229             command[24] = Write_en_heap[0]
230             Write_en_heap = Write_en_heap[1:]
231             command[25] = Read_en_heap[0]
232             Read_en_heap = Read_en_heap[1:]
233             command[26] = Precharge_heap[0]
234             Precharge_heap = Precharge_heap[1:]
235             command[4] = Addr_0_heap[0]
236             Addr_0_heap = Addr_0_heap[1:]
237             command[5] = Addr_1_heap[0]
238             Addr_1_heap = Addr_1_heap[1:]
239             command[6] = Addr_2_heap[0]
```



```
240 Addr_2_heap = Addr_2_heap [1:]
241 command[7] = Addr_3_heap [0]
242 Addr_3_heap = Addr_3_heap [1:]
243 command[8] = Addr_4_heap [0]
244 Addr_4_heap = Addr_4_heap [1:]
245 ## Insert value to heap
246 Write_en_heap.append('0')
247 Read_en_heap.append('0')
248 Precharge_heap.append('1')
249 Addr_0_heap.append('0')
250 Addr_1_heap.append('0')
251 Addr_2_heap.append('0')
252 Addr_3_heap.append('0')
253 Addr_4_heap.append('0')
254 write_array(FileOut2,[str(count)]+command)
255 elif last[0] == 'LOAD':
256     for i in range(10):
257         count = count + 1
258         command[9] = last[-1]
259         command[13] = command[14] = command[15] = command[16] = command[17] =
command[18] = command[19] = '0'
260         command[28] = command[29] = '1'
261         ## Get value from heap
262         command[24] = Write_en_heap[0]
263         Write_en_heap = Write_en_heap [1:]
264         command[25] = Read_en_heap [0]
265         Read_en_heap = Read_en_heap [1:]
266         command[26] = Precharge_heap [0]
267         Precharge_heap = Precharge_heap [1:]
268         command[4] = Addr_0_heap [0]
269         Addr_0_heap = Addr_0_heap [1:]
270         command[5] = Addr_1_heap [0]
271         Addr_1_heap = Addr_1_heap [1:]
272         command[6] = Addr_2_heap [0]
273         Addr_2_heap = Addr_2_heap [1:]
274         command[7] = Addr_3_heap [0]
275         Addr_3_heap = Addr_3_heap [1:]
276         command[8] = Addr_4_heap [0]
277         Addr_4_heap = Addr_4_heap [1:]
278         if (i == 0) == True:
279             Write_en_heap.append('0')
280             Read_en_heap.append('0')
281             Precharge_heap.append('0')
282             Addr_0_heap.append('0')
283             Addr_1_heap.append('0')
284             Addr_2_heap.append('0')
285             Addr_3_heap.append('0')
286             Addr_4_heap.append('0')
287         elif (i == 1) == True:
288             Write_en_heap.append('0')
289             Read_en_heap.append('0')
290             Precharge_heap.append('0')
291             Addr_0_heap.append(last [2] [0])
292             Addr_1_heap.append(last [2] [1])
293             Addr_2_heap.append(last [2] [2])
294             Addr_3_heap.append(last [2] [3])
```



```
295     Addr_4_heap.append(last[2][4])
296 elif (i >= 2 and i <=4) == True:
297     Write_en_heap.append('0')
298     Read_en_heap.append('0')
299     Precharge_heap.append('1')
300     Addr_0_heap.append(last[2][0])
301     Addr_1_heap.append(last[2][1])
302     Addr_2_heap.append(last[2][2])
303     Addr_3_heap.append(last[2][3])
304     Addr_4_heap.append(last[2][4])
305 elif (i >=5 and i <=8) == True:
306     ## Insert value to heap
307     Write_en_heap.append('0')
308     Read_en_heap.append('1')
309     Precharge_heap.append('1')
310     Addr_0_heap.append(last[2][0])
311     Addr_1_heap.append(last[2][1])
312     Addr_2_heap.append(last[2][2])
313     Addr_3_heap.append(last[2][3])
314     Addr_4_heap.append(last[2][4])
315 else:
316     Write_en_heap.append('0')
317     Read_en_heap.append('0')
318     Precharge_heap.append('1')
319     Addr_0_heap.append('0')
320     Addr_1_heap.append('0')
321     Addr_2_heap.append('0')
322     Addr_3_heap.append('0')
323     Addr_4_heap.append('0')
324     write_array(FileOut2,[str(count)]+command)
325 elif last[0] == 'AND':
326     for i in range(10):
327         count = count + 1
328         command[9] = last[6]
329         command[10] = last[2]
330         command[11] = last[4]
331         command[12] = command[14] = command[15] = command[16] = command[17] =
command[18] = command[19] = command[27] = command[28] = '0'
332         command[13] = command[29] = '1'
333         command[20] = command[21] = command[22] = '0'
334     ## Get value from heap
335     command[24] = Write_en_heap[0]
336     Write_en_heap = Write_en_heap[1:]
337     command[25] = Read_en_heap[0]
338     Read_en_heap = Read_en_heap[1:]
339     command[26] = Precharge_heap[0]
340     Precharge_heap = Precharge_heap[1:]
341     command[4] = Addr_0_heap[0]
342     Addr_0_heap = Addr_0_heap[1:]
343     command[5] = Addr_1_heap[0]
344     Addr_1_heap = Addr_1_heap[1:]
345     command[6] = Addr_2_heap[0]
346     Addr_2_heap = Addr_2_heap[1:]
347     command[7] = Addr_3_heap[0]
348     Addr_3_heap = Addr_3_heap[1:]
349     command[8] = Addr_4_heap[0]
```



```
350 Addr_4_heap = Addr_4_heap[1:]
351 ## Insert value to heap
352 Write_en_heap.append('0')
353 Read_en_heap.append('0')
354 Precharge_heap.append('1')
355 Addr_0_heap.append('0')
356 Addr_1_heap.append('0')
357 Addr_2_heap.append('0')
358 Addr_3_heap.append('0')
359 Addr_4_heap.append('0')
360 write_array(FileOut2,[str(count)]+command)
361 elif last[0] == 'ANDI':
362     for i in range(10):
363         count = count + 1
364         command[0] = last[4][0]
365         command[1] = last[4][1]
366         command[2] = last[4][2]
367         command[3] = last[4][3]
368         command[9] = last[6]
369         command[10] = last[2]
370         command[14] = command[15] = command[16] = command[17] = command[18] =
command[19] = command[27] = command[28] = '0'
371         command[12] = command[13] = command[29] = '1'
372         command[20] = command[21] = command[22] = '0'
373     ## Get value from heap
374     command[24] = Write_en_heap[0]
375     Write_en_heap = Write_en_heap[1:]
376     command[25] = Read_en_heap[0]
377     Read_en_heap = Read_en_heap[1:]
378     command[26] = Precharge_heap[0]
379     Precharge_heap = Precharge_heap[1:]
380     command[4] = Addr_0_heap[0]
381     Addr_0_heap = Addr_0_heap[1:]
382     command[5] = Addr_1_heap[0]
383     Addr_1_heap = Addr_1_heap[1:]
384     command[6] = Addr_2_heap[0]
385     Addr_2_heap = Addr_2_heap[1:]
386     command[7] = Addr_3_heap[0]
387     Addr_3_heap = Addr_3_heap[1:]
388     command[8] = Addr_4_heap[0]
389     Addr_4_heap = Addr_4_heap[1:]
390     ## Insert value to heap
391     Write_en_heap.append('0')
392     Read_en_heap.append('0')
393     Precharge_heap.append('1')
394     Addr_0_heap.append('0')
395     Addr_1_heap.append('0')
396     Addr_2_heap.append('0')
397     Addr_3_heap.append('0')
398     Addr_4_heap.append('0')
399     write_array(FileOut2,[str(count)]+command)
400 elif last[0] == 'OR':
401     for i in range(10):
402         count = count + 1
403         command[9] = last[6]
404         command[10] = last[2]
```



```
405     command[11] = last[4]
406     command[12] = command[13] = command[15] = command[16] = command[17] =
command[18] = command[19] = command[27] = command[28] = '0'
407     command[14] = command[29] = '1'
408     command[20] = command[22] = '1'
409     command[21] = '0'
410     ## Get value from heap
411     command[24] = Write_en_heap[0]
412     Write_en_heap = Write_en_heap[1:]
413     command[25] = Read_en_heap[0]
414     Read_en_heap = Read_en_heap[1:]
415     command[26] = Precharge_heap[0]
416     Precharge_heap = Precharge_heap[1:]
417     command[4] = Addr_0_heap[0]
418     Addr_0_heap = Addr_0_heap[1:]
419     command[5] = Addr_1_heap[0]
420     Addr_1_heap = Addr_1_heap[1:]
421     command[6] = Addr_2_heap[0]
422     Addr_2_heap = Addr_2_heap[1:]
423     command[7] = Addr_3_heap[0]
424     Addr_3_heap = Addr_3_heap[1:]
425     command[8] = Addr_4_heap[0]
426     Addr_4_heap = Addr_4_heap[1:]
427     ## Insert value to heap
428     Write_en_heap.append('0')
429     Read_en_heap.append('0')
430     Precharge_heap.append('1')
431     Addr_0_heap.append('0')
432     Addr_1_heap.append('0')
433     Addr_2_heap.append('0')
434     Addr_3_heap.append('0')
435     Addr_4_heap.append('0')
436     write_array(FileOut2, [str(count)]+command)
437 elif last[0] == 'ORI':
438     for i in range(10):
439         count = count + 1
440         command[0] = last[4][0]
441         command[1] = last[4][1]
442         command[2] = last[4][2]
443         command[3] = last[4][3]
444         command[9] = last[6]
445         command[10] = last[2]
446         command[13] = command[15] = command[16] = command[17] = command[18] =
command[19] = command[27] = command[28] = '0'
447         command[12] = command[14] = command[29] = '1'
448         command[20] = command[22] = '1'
449         command[21] = '0'
450         ## Get value from heap
451         command[24] = Write_en_heap[0]
452         Write_en_heap = Write_en_heap[1:]
453         command[25] = Read_en_heap[0]
454         Read_en_heap = Read_en_heap[1:]
455         command[26] = Precharge_heap[0]
456         Precharge_heap = Precharge_heap[1:]
457         command[4] = Addr_0_heap[0]
458         Addr_0_heap = Addr_0_heap[1:]
```



```
459     command[5] = Addr_1_heap[0]
460     Addr_1_heap = Addr_1_heap[1:]
461     command[6] = Addr_2_heap[0]
462     Addr_2_heap = Addr_2_heap[1:]
463     command[7] = Addr_3_heap[0]
464     Addr_3_heap = Addr_3_heap[1:]
465     command[8] = Addr_4_heap[0]
466     Addr_4_heap = Addr_4_heap[1:]
467     ## Insert value to heap
468     Write_en_heap.append('0')
469     Read_en_heap.append('0')
470     Precharge_heap.append('1')
471     Addr_0_heap.append('0')
472     Addr_1_heap.append('0')
473     Addr_2_heap.append('0')
474     Addr_3_heap.append('0')
475     Addr_4_heap.append('0')
476     write_array(FileOut2,[str(count)]+command)
477 elif last[0] == 'ADD':
478     for i in range(10):
479         count = count + 1
480         command[9] = last[6]
481         command[10] = last[2]
482         command[11] = last[4]
483         command[12] = command[13] = command[14] = command[16] = command[17] =
command[18] = command[19] = command[27] = command[28] = '0'
484         command[15] = command[29] = '1'
485         command[20] = command[21] = '0'
486         command[22] = '1'
487         ## Get value from heap
488         command[24] = Write_en_heap[0]
489         Write_en_heap = Write_en_heap[1:]
490         command[25] = Read_en_heap[0]
491         Read_en_heap = Read_en_heap[1:]
492         command[26] = Precharge_heap[0]
493         Precharge_heap = Precharge_heap[1:]
494         command[4] = Addr_0_heap[0]
495         Addr_0_heap = Addr_0_heap[1:]
496         command[5] = Addr_1_heap[0]
497         Addr_1_heap = Addr_1_heap[1:]
498         command[6] = Addr_2_heap[0]
499         Addr_2_heap = Addr_2_heap[1:]
500         command[7] = Addr_3_heap[0]
501         Addr_3_heap = Addr_3_heap[1:]
502         command[8] = Addr_4_heap[0]
503         Addr_4_heap = Addr_4_heap[1:]
504         ## Insert value to heap
505         Write_en_heap.append('0')
506         Read_en_heap.append('0')
507         Precharge_heap.append('1')
508         Addr_0_heap.append('0')
509         Addr_1_heap.append('0')
510         Addr_2_heap.append('0')
511         Addr_3_heap.append('0')
512         Addr_4_heap.append('0')
513         write_array(FileOut2,[str(count)]+command)
```





```
514 elif last[0] == 'ADDI':
515     for i in range(10):
516         count = count + 1
517         command[0] = last[4][0]
518         command[1] = last[4][1]
519         command[2] = last[4][2]
520         command[3] = last[4][3]
521         command[9] = last[6]
522         command[10] = last[2]
523         command[13] = command[14] = command[16] = command[17] = command[18] =
command[19] = command[27] = command[28] = '0'
524         command[12] = command[15] = command[29] = '1'
525         command[20] = command[21] = '0'
526         command[22] = '1'
527         ## Get value from heap
528         command[24] = Write_en_heap[0]
529         Write_en_heap = Write_en_heap[1:]
530         command[25] = Read_en_heap[0]
531         Read_en_heap = Read_en_heap[1:]
532         command[26] = Precharge_heap[0]
533         Precharge_heap = Precharge_heap[1:]
534         command[4] = Addr_0_heap[0]
535         Addr_0_heap = Addr_0_heap[1:]
536         command[5] = Addr_1_heap[0]
537         Addr_1_heap = Addr_1_heap[1:]
538         command[6] = Addr_2_heap[0]
539         Addr_2_heap = Addr_2_heap[1:]
540         command[7] = Addr_3_heap[0]
541         Addr_3_heap = Addr_3_heap[1:]
542         command[8] = Addr_4_heap[0]
543         Addr_4_heap = Addr_4_heap[1:]
544         ## Insert value to heap
545         Write_en_heap.append('0')
546         Read_en_heap.append('0')
547         Precharge_heap.append('1')
548         Addr_0_heap.append('0')
549         Addr_1_heap.append('0')
550         Addr_2_heap.append('0')
551         Addr_3_heap.append('0')
552         Addr_4_heap.append('0')
553         write_array(FileOut2, [str(count)]+command)
554 elif last[0] == 'MUL':
555     for i in range(10):
556         count = count + 1
557         command[9] = last[6]
558         command[10] = last[2]
559         command[11] = last[4]
560         command[12] = command[13] = command[14] = command[15] = command[16] =
command[18] = command[19] = command[27] = command[28] = '0'
561         command[17] = command[29] = '1'
562         command[20] = '0'
563         command[21] = command[22] = '1'
564         ## Get value from heap
565         command[24] = Write_en_heap[0]
566         Write_en_heap = Write_en_heap[1:]
567         command[25] = Read_en_heap[0]
```



```
568     Read_en_heap = Read_en_heap[1:]
569     command[26] = Precharge_heap[0]
570     Precharge_heap = Precharge_heap[1:]
571     command[4] = Addr_0_heap[0]
572     Addr_0_heap = Addr_0_heap[1:]
573     command[5] = Addr_1_heap[0]
574     Addr_1_heap = Addr_1_heap[1:]
575     command[6] = Addr_2_heap[0]
576     Addr_2_heap = Addr_2_heap[1:]
577     command[7] = Addr_3_heap[0]
578     Addr_3_heap = Addr_3_heap[1:]
579     command[8] = Addr_4_heap[0]
580     Addr_4_heap = Addr_4_heap[1:]
581     ## Insert value to heap
582     Write_en_heap.append('0')
583     Read_en_heap.append('0')
584     Precharge_heap.append('1')
585     Addr_0_heap.append('0')
586     Addr_1_heap.append('0')
587     Addr_2_heap.append('0')
588     Addr_3_heap.append('0')
589     Addr_4_heap.append('0')
590     write_array(FileOut2,[str(count)]+command)
591 elif last[0] == 'MULI':
592     for i in range(10):
593         count = count + 1
594         lalala = Four_bit(last[4])
595         command[0] = lalala[0]
596         command[1] = lalala[1]
597         command[2] = lalala[2]
598         command[3] = lalala[3]
599         command[9] = last[6]
600         command[10] = last[2]
601         command[13] = command[14] = command[15] = command[16] = command[18] =
command[19] = command[27] = command[28] = '0'
602         command[12] = command[17] = command[29] = '1'
603         command[20] = '0'
604         command[21] = command[22] = '1'
605     ## Get value from heap
606     command[24] = Write_en_heap[0]
607     Write_en_heap = Write_en_heap[1:]
608     command[25] = Read_en_heap[0]
609     Read_en_heap = Read_en_heap[1:]
610     command[26] = Precharge_heap[0]
611     Precharge_heap = Precharge_heap[1:]
612     command[4] = Addr_0_heap[0]
613     Addr_0_heap = Addr_0_heap[1:]
614     command[5] = Addr_1_heap[0]
615     Addr_1_heap = Addr_1_heap[1:]
616     command[6] = Addr_2_heap[0]
617     Addr_2_heap = Addr_2_heap[1:]
618     command[7] = Addr_3_heap[0]
619     Addr_3_heap = Addr_3_heap[1:]
620     command[8] = Addr_4_heap[0]
621     Addr_4_heap = Addr_4_heap[1:]
622     ## Insert value to heap
```



```
623 Write_en_heap.append('0')
624 Read_en_heap.append('0')
625 Precharge_heap.append('1')
626 Addr_0_heap.append('0')
627 Addr_1_heap.append('0')
628 Addr_2_heap.append('0')
629 Addr_3_heap.append('0')
630 Addr_4_heap.append('0')
631 write_array(FileOut2,[str(count)]+command)
632 elif last[0] == 'MIN':
633     for i in range(10):
634         count = count + 1
635         command[9] = last[6]
636         command[10] = last[2]
637         command[11] = last[4]
638         command[12] = command[13] = command[14] = command[15] = command[17] =
command[18] = command[19] = command[27] = command[28] = '0'
639         command[16] = command[29] = '1'
640         command[20] = command[22] = '0'
641         command[21] = '1'
642         ## Get value from heap
643         command[24] = Write_en_heap[0]
644         Write_en_heap = Write_en_heap[1:]
645         command[25] = Read_en_heap[0]
646         Read_en_heap = Read_en_heap[1:]
647         command[26] = Precharge_heap[0]
648         Precharge_heap = Precharge_heap[1:]
649         command[4] = Addr_0_heap[0]
650         Addr_0_heap = Addr_0_heap[1:]
651         command[5] = Addr_1_heap[0]
652         Addr_1_heap = Addr_1_heap[1:]
653         command[6] = Addr_2_heap[0]
654         Addr_2_heap = Addr_2_heap[1:]
655         command[7] = Addr_3_heap[0]
656         Addr_3_heap = Addr_3_heap[1:]
657         command[8] = Addr_4_heap[0]
658         Addr_4_heap = Addr_4_heap[1:]
659         ## Insert value to heap
660         Write_en_heap.append('0')
661         Read_en_heap.append('0')
662         Precharge_heap.append('1')
663         Addr_0_heap.append('0')
664         Addr_1_heap.append('0')
665         Addr_2_heap.append('0')
666         Addr_3_heap.append('0')
667         Addr_4_heap.append('0')
668         write_array(FileOut2,[str(count)]+command)
669 elif last[0] == 'MINI':
670     for i in range(10):
671         count = count + 1
672         command[0] = last[4][0]
673         command[1] = last[4][1]
674         command[2] = last[4][2]
675         command[3] = last[4][3]
676         command[9] = last[6]
677         command[10] = last[2]
```



```
678     command[13] = command[14] = command[15] = command[17] = command[18] =
command[19] = command[27] = command[28] = '0'
679     command[12] = command[16] = command[29] = '1'
680     command[20] = command[22] = '0'
681     command[21] = '1'
682     ## Get value from heap
683     command[24] = Write_en_heap[0]
684     Write_en_heap = Write_en_heap[1:]
685     command[25] = Read_en_heap[0]
686     Read_en_heap = Read_en_heap[1:]
687     command[26] = Precharge_heap[0]
688     Precharge_heap = Precharge_heap[1:]
689     command[4] = Addr_0_heap[0]
690     Addr_0_heap = Addr_0_heap[1:]
691     command[5] = Addr_1_heap[0]
692     Addr_1_heap = Addr_1_heap[1:]
693     command[6] = Addr_2_heap[0]
694     Addr_2_heap = Addr_2_heap[1:]
695     command[7] = Addr_3_heap[0]
696     Addr_3_heap = Addr_3_heap[1:]
697     command[8] = Addr_4_heap[0]
698     Addr_4_heap = Addr_4_heap[1:]
699     ## Insert value to heap
700     Write_en_heap.append('0')
701     Read_en_heap.append('0')
702     Precharge_heap.append('1')
703     Addr_0_heap.append('0')
704     Addr_1_heap.append('0')
705     Addr_2_heap.append('0')
706     Addr_3_heap.append('0')
707     Addr_4_heap.append('0')
708     write_array(FileOut2, [str(count)]+command)
709 elif last[0] == 'SFL':
710     for i in range(10):
711         count = count + 1
712         command[0] = last[4][0]
713         command[1] = last[4][1]
714         command[2] = last[4][2]
715         command[3] = last[4][3]
716         command[9] = last[6]
717         command[10] = last[2]
718         command[13] = command[14] = command[15] = command[16] = command[17] =
command[19] = command[27] = command[28] = '0'
719         command[12] = command[18] = command[29] = '1'
720         command[21] = command[22] = '0'
721         command[20] = '1'
722         ## Get value from heap
723         command[24] = Write_en_heap[0]
724         Write_en_heap = Write_en_heap[1:]
725         command[25] = Read_en_heap[0]
726         Read_en_heap = Read_en_heap[1:]
727         command[26] = Precharge_heap[0]
728         Precharge_heap = Precharge_heap[1:]
729         command[4] = Addr_0_heap[0]
730         Addr_0_heap = Addr_0_heap[1:]
731         command[5] = Addr_1_heap[0]
```



```
732 Addr_1_heap = Addr_1_heap [1:]
733 command[6] = Addr_2_heap [0]
734 Addr_2_heap = Addr_2_heap [1:]
735 command[7] = Addr_3_heap [0]
736 Addr_3_heap = Addr_3_heap [1:]
737 command[8] = Addr_4_heap [0]
738 Addr_4_heap = Addr_4_heap [1:]
739 ## Insert value to heap
740 Write_en_heap.append('0')
741 Read_en_heap.append('0')
742 Precharge_heap.append('1')
743 Addr_0_heap.append('0')
744 Addr_1_heap.append('0')
745 Addr_2_heap.append('0')
746 Addr_3_heap.append('0')
747 Addr_4_heap.append('0')
748 write_array (FileOut2, [str(count)]+command)
749 elif last [0] == 'SFR':
750     for i in range(10):
751         count = count + 1
752         command [0] = last [4] [0]
753         command [1] = last [4] [1]
754         command [2] = last [4] [2]
755         command [3] = last [4] [3]
756         command [9] = last [6]
757         command [10] = last [2]
758         command [13] = command [14] = command [15] = command [16] = command [17] =
command [27] = command [28] = '0'
759         command [12] = command [18] = command [19] = command [29] = '1'
760         command [21] = command [22] = '0'
761         command [20] = '1'
762 ## Get value from heap
763 command [24] = Write_en_heap [0]
764 Write_en_heap = Write_en_heap [1:]
765 command [25] = Read_en_heap [0]
766 Read_en_heap = Read_en_heap [1:]
767 command [26] = Precharge_heap [0]
768 Precharge_heap = Precharge_heap [1:]
769 command [4] = Addr_0_heap [0]
770 Addr_0_heap = Addr_0_heap [1:]
771 command [5] = Addr_1_heap [0]
772 Addr_1_heap = Addr_1_heap [1:]
773 command [6] = Addr_2_heap [0]
774 Addr_2_heap = Addr_2_heap [1:]
775 command [7] = Addr_3_heap [0]
776 Addr_3_heap = Addr_3_heap [1:]
777 command [8] = Addr_4_heap [0]
778 Addr_4_heap = Addr_4_heap [1:]
779 ## Insert value to heap
780 Write_en_heap.append('0')
781 Read_en_heap.append('0')
782 Precharge_heap.append('1')
783 Addr_0_heap.append('0')
784 Addr_1_heap.append('0')
785 Addr_2_heap.append('0')
786 Addr_3_heap.append('0')
```



```
787 Addr_4_heap.append('0')
788 write_array(FileOut2,[str(count)]+command)
```

Code Listing 1.16: Part 3: Vector File Generation

## 1.6.2 Back-End Part

Here shows the back-end Python code so that we can use it to compare the result and see if CPU is operating properly.

```
1 import numpy as np
2 import random
3 zeros = '0000000000000000'
4 def or_op(a,b):
5     return bin(int(a,2) | int(b,2))[2:].zfill(16)
6 def and_op(a,b):
7     return bin(int(a,2) & int(b,2))[2:].zfill(16)
8 def add_op(a,b):
9     return bin(int(a,2) + int(b,2))[2:].zfill(16)
10 def min_op(a,b):
11     return bin(min(int(a,2) , int(b,2)))[2:].zfill(16)
12 def mul_op(a,b):
13     return bin((int(a[11:],2) * int(b[11:],2)))[2:].zfill(16)
14 def sfl_op(a,b):
15     return (a[int(b,2):])+zeros[0:int(b,2)]
16 def sfr_op(a,b):
17     return a[0:len(a)-int(b,2)].zfill(16)
18
19 FileIn = open('output.txt','r')
20 FileOut = open('result.txt','w')
21 mem = ['0' for i in range(32)]
22 reg = ['0' for i in range(8)]
23 for i in FileIn:
24     ins = i.split()
25     if ins[0] == 'STOREI':
26         mem[int(ins[-1],2)]=bin(int(ins[2],16))[2:].zfill(16)
27     if ins[0] == 'STORE':
28         mem[int(ins[-1],2)]=reg[int(ins[2])]
29     if ins[0] == 'LOADI':
30         reg[int(ins[-1])]=bin(int(ins[2],16))[2:].zfill(16)
31     if ins[0] == 'LOAD':
32         reg[int(ins[-1])]=mem[int(ins[2],2)]
33     if ins[0] == 'MULI':
34         reg[int(ins[-1])] = mul_op(reg[int(ins[2])],bin(int(ins[4],16))[2:].zfill(16))
35     if ins[0] == 'MUL':
36         reg[int(ins[-1])] = mul_op(reg[int(ins[2])],reg[int(ins[4])])
37     if ins[0] == 'ANDI':
38         reg[int(ins[-1])] = and_op(reg[int(ins[2])],bin(int(ins[4],16))[2:])
39     if ins[0] == 'AND':
40         reg[int(ins[-1])] = and_op(reg[int(ins[2])],reg[int(ins[4])])
41     if ins[0] == 'ORI':
42         reg[int(ins[-1])] = or_op(reg[int(ins[2])],bin(int(ins[4],16))[2:])
43     if ins[0] == 'OR':
44         reg[int(ins[-1])] = or_op(reg[int(ins[2])],reg[int(ins[4])])
45     if ins[0] == 'ADDI':
```



```
46     reg[int(ins[-1])] = add_op(reg[int(ins[2])], bin(int(ins[4],16))[2:])
47     if ins[0] == 'ADD':
48         reg[int(ins[-1])] = add_op(reg[int(ins[2])], reg[int(ins[4])])
49     if ins[0] == 'MINI':
50         reg[int(ins[-1])] = min_op(reg[int(ins[2])], bin(int(ins[4],16))[2:])
51     if ins[0] == 'MIN':
52         reg[int(ins[-1])] = min_op(reg[int(ins[2])], reg[int(ins[4])])
53     if ins[0] == 'SFL':
54         reg[int(ins[-1])] = sfl_op(reg[int(ins[2])], bin(int(ins[4],16))[2:])
55     if ins[0] == 'SFR':
56         reg[int(ins[-1])] = sfr_op(reg[int(ins[2])], bin(int(ins[4],16))[2:])
57
58 result_dec = [str(int(i,2)) for i in reg]
59 result_hex = [str(hex(int(i, 2))[2:].zfill(4)) for i in reg]
60 FileOut.write('\t'+ 'Reg0'+ '\t'+ 'Reg1'+ '\t'+ 'Reg2'+ '\t'+ 'Reg3'+ '\t'+ 'Reg4'+ '\t'+
61             'Reg5'+ '\t'+ 'Reg6'+ '\t'+ 'Reg7'+ '\n')
61 FileOut.write('HEX'+ '\t'+ result_hex[0]+ '\t'+ result_hex[1]+ '\t'+ result_hex[2]+ '\t'+
62             '\t'+ result_hex[3]+ '\t'+ result_hex[4]+ '\t'+ result_hex[5]+ '\t'+ result_hex[6]+ '\t'+
63             '\t'+ result_hex[7]+ '\n')
62 FileOut.write('DEC'+ '\t'+ result_dec[0]+ '\t'+ result_dec[1]+ '\t'+ result_dec[2]+ '\t'+
63             '\t'+ result_dec[3]+ '\t'+ result_dec[4]+ '\t'+ result_dec[5]+ '\t'+ result_dec[6]+ '\t'+
64             '\t'+ result_dec[7]+ '\n')
63 print result_hex
64 print result_dec
```

Code Listing 1.17: Back-End Python Code

## 2. Bayesian Neural Network (BNN)

The goal of this project is to get exposed to a research-oriented topic and leverage what we have learned during the course to address it. In this project, we implement the BNN Accelerator to fulfill a specific problem, which calculate the multiplication of 5 pairs of X and W and give the summation of the 5 items. We first read some papers providing some background on Bayesian Neural Networks (BNNs) and Gaussian random number generators (GRNGs). Then compare two GRNG architectures and find that Wallace Method suits best our hardware accelerator design. Finally, we implement the GRNG using python and the BNN using cadence virtuoso tool. Report the performance of our design.

### 2.1 Schematic Design

This part show the design of our BNN circuit. Though we could send 5 pairs of X and W to the circuit at one time and sum them up in the following pipelined stage, but the overhead, both layout and timing, of this design will be huge as the result that we need to build the BNN circuit with 5 multipliers blocks and 5 adders. Therefore, we came up with a better plan for realizing this functionality of our BNN. The following structure shows the basic concept of our design. Since we keep reusing the same block every clock, our clock frequency will be 2.5ns and it will give us final result around 26ns. However, in order to compare with our general purpose CPU, we change the clock frequency to 5ns. Then we will get final result around 43ns.




Figure 2.1: BNN schematic





## 2.2 Layout Design

Since we use a simple architecture in this part, both the area and time will be reduced. The following part will show the layout of our BNN design.



Figure 2.2: BNN layout

## 2.3 LVS Result

The following part show the LVS report of our BNN extract file.

```
1 @(#)$CDS: LVS version 6.1.7-64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/LVS -dir /
  home/scf-16/shangzho/cds/LVS -l -s -t /home/scf-16/shangzho/cds/LVS/layout
  /home/scf-16/shangzho/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
7 Compiling Diva LVS rules ...
8
9 Net-list summary for /home/scf-16/shangzho/cds/LVS/layout/netlist
10 count
11 1254 nets
12 25 terminals
```



```
13      2409      pmos
14      2409      nmos
15
16 Net-list summary for /home/scf-16/shangzho/cds/LVS/schematic/netlist
17 count
18      1254      nets
19      25        terminals
20      1369      pmos
21      1369      nmos
22
23
24 Terminal correspondence points
25 N1240      N50      CLK
26 N1236      N49      R
27 N1231      N26      R_FINAL
28 N1233      N1       gnd!
29 N1239      N21      s<0>
30 N1235      N14      s<1>
31 N1230      N35      s<2>
32 N1252      N28      s<3>
33 N1250      N46      s<4>
34 N1248      N45      s<5>
35 N1246      N15      s<6>
36 N1244      N19      s<7>
37 N1241      N6       s<8>
38 N1237      N47      s<9>
39 N1243      N0       vdd!
40 N1245      N11      w<0>
41 N1242      N2       w<1>
42 N1238      N4       w<2>
43 N1234      N9       w<3>
44 N1229      N10      w<4>
45 N1232      N16      x<0>
46 N1253      N23      x<1>
47 N1251      N30      x<2>
48 N1249      N29      x<3>
49 N1247      N51      x<4>
50
51 Devices in the netlist but not in the rules:
52     pcapacitor
53 Devices in the rules but not in the netlist:
54     cap nfet pfet nmos4 pmos4
55
56 The net-lists match.
57
58                               layout  schematic
59                               instances
60 un-matched                    0      0
61 rewired                        0      0
62 size errors                    0      0
63 pruned                         0      0
64 active                        4818   2738
65 total                          4818   2738
66
67                               nets
68 un-matched                     0      0
```



```
69      merged                0      0
70      pruned                0      0
71      active               1254   1254
72      total                1254   1254
73
74                          terminals
75      un-matched           0      0
76      matched but
77      different type       0      0
78      total                25     25
79
80
81 Probe files from /home/scf-16/shangzho/cds/LVS/schematic
82
83 devbad.out :
84
85 netbad.out :
86
87 mergenet.out :
88
89 termbad.out :
90
91 prunenet.out :
92
93 prunedev.out :
94
95 audit.out :
96
97
98 Probe files from /home/scf-16/shangzho/cds/LVS/layout
99
100 devbad.out :
101
102 netbad.out :
103
104 mergenet.out :
105
106 termbad.out :
107
108 prunenet.out :
109
110 prunedev.out :
111
112 audit.out :
```

Code Listing 2.1: BNN LVS

## 2.4 Python Code List

Here shows the Python code for BNN Wallace-GRNG.

```
1 import math
2 import numpy
3 import random
4
```



```
5 ## Define positive decimal to binary by divide-by-2 method
6 def convert(dec):
7     if (dec == 0):
8         return ''
9     else:
10        ## Recursion the function
11        return convert(dec//2)+str(dec%2)
12
13 ## Define decimal to binary function
14 def dec_to_bin(input_dec):
15     # Negative case
16     if (input_dec < 0):
17         temp = input_dec + 32
18     ## Positive case
19     else:
20         temp = input_dec
21     a = convert(temp)
22     ## Add bit for small positive output
23     if (len(a)<5):
24         for i in range(5-len(a)):
25             a='0'+a
26     return a
27
28 def matrix_mul(A,B):
29     c = [[0],[0],[0],[0]]
30     for i in range(4):
31         for j in range(4):
32             c[i][0] = c[i][0]+A[i][j]*B[j][0]
33     return c
34
35 def pool_generate(N):
36     pool = [[],[],[],[ ]]
37     count = 0
38     ## Generate a 4x1024 size pool
39     s = [random.randint(-15,15) for i in range(N)]
40     for j in range(L):
41         for z in range(K):
42             pool[z].append(s[count])
43             count = count+1
44     return pool
45
46 ## Apply wallace method
47 def wallace(pool,R,L,K,A):
48     for i in range(R):
49         for j in range(L):
50             for z in range(K):
51                 x[z][0] = pool[z][j]
52                 ## Apply matrix transformation to the K values
53                 x_bar = matrix_mul(A,x)
54                 ## write K values back to pool
55                 for z in range(K):
56                     pool[z][j] = x_bar[z][0]
57     ## Apply correction for sum of squares
58     S = 1
59     ## Return pool with scaled sum of squares
60     for j in range(L):
```



```
61     for z in range (K):
62         pool[z][j] = pool[z][j]*S
63     #pool[K-1][L-1] = pool[K-1][L-1]/S
64     return pool
65
66 ## Shift order of pool
67 def GRNG_shift(pool):
68     shifted = []
69     shifted_new = []
70     for i in range(L):
71         for j in range(K):
72             shifted.append(pool[j][i])
73         shifted_new.append(shifted[-1])
74     for i in range(len(shifted)-1):
75         shifted_new.append(shifted[i])
76     return shifted_new
77
78 ## Initialization
79 ## Hadamard Matrix
80 A=[[ -0.5,0.5,0.5,0.5], [0.5, -0.5,0.5,0.5], [-0.5, -0.5,0.5, -0.5],
81     [-0.5, -0.5, -0.5,0.5]]
82 x = [[0],[0],[0],[0]]
83 ## Retention Factor
84 R = 2
85 ## N/K
86 L = 1024
87 ## Matrix Size
88 K = 4
89 ## Variational Parameters
90 mu = [1,1,3,3,2]
91 sigma = [1,2,3,2,1]
92 W = []
93 ebsilon = []
94 ebsilon_bin = []
95 ## Generate pool
96 pool = pool_generate(K*L)
97 ## Apply Wallace method
98 pool_new = wallace(pool,R,L,K,A)
99 ## Apply shifting
100 pool_shift = GRNG_shift(pool_new)
101 ## Generate weights
102 for i in range(5):
103     ## Apply weight generation
104     temp = int(pool_shift[random.randint(0,K*L)])
105     ebsilon.append(temp)
106     ebsilon_bin.append(dec_to_bin(temp))
107     W.append(temp*mu[i]+sigma[i])
108 print "W =",W
109 print "Epsilon =",ebsilon
110 print "Epsilon_BIN =",ebsilon_bin
```

Code Listing 2.2: BNN Wallace-GRNG

The code can be divided into two part. First part is the definitions of functions, and second part is for generating the weight values in the for loop. Here shows the five generated weight according to the variational parameters  $\mu$  and  $\sigma$ .

## 3. Simulation Result

### 3.1 CPU Functionality Simulation

#### 3.1.1 Input Instructions List

Here shows the input instructions to test the functionality of the CPU.

```
1 STOREI 0AH #002f
2 STOREI 0BH #0004
3 STOREI 2 10H #000B #00EE
4 LOAD $1 0AH
5 LOAD $2 0BH
6 LOAD $3 10H
7 LOAD $4 11H
8
9 MUL $5 $1 $2
10 MUL $6 $3 $4
11 NOP
12 NOP
13 STORE 00H $5
14 STORE 01H $6
15
16 SFL $5 $3 #0003
17 OR $6 $5 $4
18 ANDI $6 $6 #00AA
19 ADD $6 $6 $4
20 STORE 02H $5
21 STORE 03H $6
22
23 LOAD $1 00H
24 LOAD $2 01H
25 LOAD $3 02H
26 LOAD $4 03H
```

Code Listing 3.1: ISA Input Instructions Listing

#### 3.1.2 Virtuoso Simulation Result

Here shows the Virtuoso simulation result of CPU with ISA input. The input vector file is as below:

```
1 radix 4 4 4 4 1 1 1 1 1 3 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
2 io i i i i i i i i i i i i i i i i i i i i i i i i i i i i
```



```
3 vname value_in <[15:12]> value_in <[11:8]> value_in <[7:4]> value_in <[3:0]>
instr_addr_in <4> instr_addr_in <3> instr_addr_in <2> instr_addr_in <1>
instr_addr_in <0> Dest_reg <[2:0]> read_sel1 <[2:0]> read_sel2 <[2:0]>
VRselect ANDen ORen ADDen SUBen MULen Shiften Shiftdir Destvalue <2>
Destvalue <1> Destvalue <0> Data_in write_en read_en pre Value_select
Mem_select Reg_write
4 vih 1.8
5 slope 0.001
6 tunit 0.5 ns
7 1 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
8 2 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
9 3 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
10 4 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
11 5 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
12 6 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
13 7 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
14 8 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
15 9 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
16 10 0 0 2 f 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
17 11 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
18 12 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
19 13 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
20 14 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
21 15 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
22 16 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
23 17 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
24 18 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
25 19 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
26 20 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
27 21 0 0 0 B 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
28 22 0 0 0 B 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
29 23 0 0 0 B 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
30 24 0 0 0 B 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
31 25 0 0 0 B 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
32 26 0 0 0 B 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0
33 27 0 0 0 B 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0
34 28 0 0 0 B 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0
35 29 0 0 0 B 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0
36 30 0 0 0 B 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
37 31 0 0 E E 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
38 32 0 0 E E 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0
39 33 0 0 E E 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
40 34 0 0 E E 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
41 35 0 0 E E 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
42 36 0 0 E E 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0
43 37 0 0 E E 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0
44 38 0 0 E E 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0
45 39 0 0 E E 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0
46 40 0 0 E E 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0
47 41 0 0 E E 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
48 42 0 0 E E 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
49 43 0 0 E E 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
50 44 0 0 E E 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
51 45 0 0 E E 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
52 46 0 0 E E 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1
53 47 0 0 E E 1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1
```



54	48	0 0 E E	1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1
55	49	0 0 E E	1 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1
56	50	0 0 E E	0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
57	51	0 0 E E	0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
58	52	0 0 E E	1 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
59	53	0 0 E E	1 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
60	54	0 0 E E	1 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
61	55	0 0 E E	1 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
62	56	0 0 E E	1 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1
63	57	0 0 E E	1 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1
64	58	0 0 E E	1 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1
65	59	0 0 E E	1 0 0 1 1 2 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 1 1
66	60	0 0 E E	0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
67	61	0 0 E E	0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
68	62	0 0 E E	0 1 0 1 0 3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
69	63	0 0 E E	0 1 0 1 0 3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
70	64	0 0 E E	0 1 0 1 0 3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
71	65	0 0 E E	0 1 0 1 0 3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
72	66	0 0 E E	0 1 0 1 0 3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1
73	67	0 0 E E	0 1 0 1 0 3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1
74	68	0 0 E E	0 1 0 1 0 3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1
75	69	0 0 E E	0 1 0 1 0 3 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1
76	70	0 0 E E	0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
77	71	0 0 E E	0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
78	72	0 0 E E	0 1 0 1 1 4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 1
79	73	0 0 E E	0 1 0 1 1 4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
80	74	0 0 E E	0 1 0 1 1 4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
81	75	0 0 E E	0 1 0 1 1 4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
82	76	0 0 E E	0 1 0 1 1 4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1
83	77	0 0 E E	0 1 0 1 1 4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1
84	78	0 0 E E	0 1 0 1 1 4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1
85	79	0 0 E E	0 1 0 1 1 4 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1
86	80	0 0 E E	0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 1 1
87	81	0 0 E E	0 0 0 0 5 1 2 0 0 0 0 0 0 1 0 0 0 1 1 1 0 0 0 0 0 1
88	82	0 0 E E	1 0 0 1 0 5 1 2 0 0 0 0 0 1 0 0 0 1 1 1 0 0 0 0 0 1
89	83	0 0 E E	1 0 0 1 0 5 1 2 0 0 0 0 0 1 0 0 0 1 1 1 0 0 1 0 0 1
90	84	0 0 E E	1 0 0 1 0 5 1 2 0 0 0 0 0 1 0 0 0 1 1 1 0 0 1 0 0 1
91	85	0 0 E E	1 0 0 1 0 5 1 2 0 0 0 0 0 1 0 0 0 1 1 1 0 0 1 0 0 1
92	86	0 0 E E	1 0 0 1 0 5 1 2 0 0 0 0 0 1 0 0 0 1 1 1 0 1 1 0 0 1
93	87	0 0 E E	1 0 0 1 0 5 1 2 0 0 0 0 0 1 0 0 0 1 1 1 0 1 1 0 0 1
94	88	0 0 E E	1 0 0 1 0 5 1 2 0 0 0 0 0 1 0 0 0 1 1 1 0 1 1 0 0 1
95	89	0 0 E E	1 0 0 1 0 5 1 2 0 0 0 0 0 1 0 0 0 1 1 1 0 1 1 0 0 1
96	90	0 0 E E	0 0 0 0 5 1 2 0 0 0 0 0 1 0 0 0 1 1 1 0 0 1 0 0 1
97	91	0 0 E E	0 0 0 0 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0
98	92	0 0 E E	1 0 0 1 1 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0
99	93	0 0 E E	1 0 0 1 1 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0
100	94	0 0 E E	1 0 0 1 1 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0
101	95	0 0 E E	1 0 0 1 1 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0
102	96	0 0 E E	1 0 0 1 1 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 1 0 0 0
103	97	0 0 E E	1 0 0 1 1 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 1 0 0 0
104	98	0 0 E E	1 0 0 1 1 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 1 0 0 0
105	99	0 0 E E	1 0 0 1 1 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 1 1 0 0 0
106	100	0 0 E E	0 0 0 0 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0
107	101	0 0 E E	0 0 0 0 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0
108	102	0 0 E E	0 0 0 0 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0
109	103	0 0 E E	0 0 0 0 5 1 2 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 0 0















```

390 384 0 0 A A 0 0 0 1 1 4 6 4 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
391 385 0 0 A A 0 0 0 1 1 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
392 386 0 0 A A 0 0 0 1 1 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 1 0
393 387 0 0 A A 0 0 0 1 1 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 1 0
394 388 0 0 A A 0 0 0 1 1 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 1 0
395 389 0 0 A A 0 0 0 1 1 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 0 1 0
396 390 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
397 391 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
398 392 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
399 393 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
400 394 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
401 395 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
402 396 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
403 397 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
404 398 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
405 399 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0
406 400 0 0 A A 0 0 0 0 0 4 6 4 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 1 0

```

Code Listing 3.2: ISA Vector File Listing




Figure 3.1: Virtuoso Simulation Result of CPU with ISA Input

The data saved in 8 registers are given. Since in instructions, Reg \$1 and Reg \$7 are not used, there values are set randomly all the way, here they are 'fff'.

### 3.1.3 Back-End Result

Here shows the back-end result generated from the Python code.

```

1  Reg0 Reg1 Reg2 Reg3 Reg4 Reg5 Reg6 Reg7
2  HEX 0000 003c 009a 0058 0198 0058 0198 0000
3  DEC 0 60 154 88 408 88 408 0

```

Code Listing 3.3: ISA Result from Back-End Code



The result generated from the back-end code can be matched with the simulation result from Virsuoso, which means the system is functioning properly.

## 3.2 BNN Functionality Simulation

### 3.2.1 Output of BNN Based GRNG

The section below shows the output, some Gaussian random numbers generated from the Python code given in previous chapters.

```

1 W = [-5, -4, 18, 11, 29]
2 Epsilon = [-6, -6, 5, 3, 14]
3 Epsilon_BIN = ['11010', '11010', '00101', '00011', '01110']

```

Code Listing 3.4: Test Result of BNN Wallace-GRNG

The given variational parameters  $\mu$ ,  $\sigma$  and the calculated weights are:

$$\mu = \begin{bmatrix} 1 \\ 1 \\ 3 \\ 3 \\ 2 \end{bmatrix} \quad \sigma = \begin{bmatrix} 1 \\ 2 \\ 3 \\ 2 \\ 1 \end{bmatrix} \quad \epsilon = \begin{bmatrix} -6 \\ -6 \\ 5 \\ 3 \\ 14 \end{bmatrix} \quad \epsilon_{BIN} = \begin{bmatrix} 11010 \\ 11010 \\ 00101 \\ 00011 \\ 01110 \end{bmatrix} \quad W = \begin{bmatrix} -5 \\ -4 \\ 18 \\ 11 \\ 29 \end{bmatrix}$$

### 3.2.2 Simulation Result

For BNN part, we build both the schematic and layout circuits. The 5 weights and inputs

$$\text{are: } W = \begin{bmatrix} 00101 \\ 01000 \\ 00011 \\ 00000 \\ 00001 \end{bmatrix} \quad X = \begin{bmatrix} 00010 \\ 01011 \\ 00111 \\ 01110 \\ 00100 \end{bmatrix}$$

#### Schematic Simulation

Here shows the simulation result of BNN schematic circuit.

#### Layout Simulation

Here shows the simulation result of BNN layout circuit.

### 3.2.3 Back-End Result

Here shows the back-end result generated from the Python code.

```

1 Reg0 Reg1 Reg2 Reg3 Reg4 Reg5 Reg6 Reg7
2 HEX 007b 0077 0058 0015 0000 0004 0000 0000
3 DEC 123 119 88 21 0 4 0 0

```

Code Listing 3.5: BNN Result from Back-End Code

The result generated from the back-end code can be matched with the simulation result from Virsuoso, which means the system is functioning properly.




Figure 3.2: Virtuoso Simulation Result of BNN Schematic




Figure 3.3: Virtuoso Simulation Result of BNN Layout





### 3.3 CPU & BNN Performance Comparison

To compare the performance of CPU and BNN, the simulation of CPU given the same input to BNN is shown here.

The input instructions given to CPU is as:

```

1  Reg0  Reg1  Reg2  Reg3  Reg4  Reg5  Reg6  Reg7
2  HEX 007b 0077 0058 0015 0000 0004 0000 0000
3  DEC 123 119 88 21 0 4 0 0

```

Code Listing 3.6: BNN Test Instruction for CPU

The corresponding vector file is:

```

1 radix 4 4 4 4 1 1 1 1 1 3 3 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
2 io i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i i
3 vname value_in <[15:12]> value_in <[11:8]> value_in <[7:4]> value_in <[3:0]>
   instr_addr_in <4> instr_addr_in <3> instr_addr_in <2> instr_addr_in <1>
   instr_addr_in <0> Dest_reg <[2:0]> read_sel1 <[2:0]> read_sel2 <[2:0]>
   VRselect ANDen ORen ADDen SUBen MULen Shiften Shiftdir Destvalue <2>
   Destvalue <1> Destvalue <0> Data_in write_en read_en pre Value_select
   Mem_select Reg_write
4 vih 1.8
5 slope 0.001
6 tunit 0.5ns
7 1 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
8 2 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
9 3 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
10 4 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
11 5 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
12 6 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
13 7 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
14 8 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
15 9 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
16 10 0 0 0 5 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
17 11 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
18 12 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
19 13 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
20 14 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
21 15 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
22 16 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
23 17 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
24 18 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
25 19 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
26 20 0 0 0 8 0 0 0 0 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
27 21 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
28 22 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
29 23 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
30 24 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
31 25 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
32 26 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
33 27 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
34 28 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
35 29 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
36 30 0 0 0 3 0 0 0 0 0 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
37 31 0 0 0 0 0 0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1
38 32 0 0 0 0 0 0 0 0 0 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1

```















to operate multiplication and addition in a specific way. Therefore, circuit which has a more fixed structure will have a better performance since there is less unused circuit which may cause delay.

### 3.4 CPU Parameter Conclusion

**Table 3.1:** *CPU Parameter Conclusion*

<b>Clock</b> ( <i>ns</i> )	<b>Area</b> ( $\mu m^2$ )	<b>Power</b> ( <i>mW</i> )	<b>Clock</b> × <b>Area</b> × <b>Power</b> ( <i>ns</i> × $\mu m^2$ × <i>mW</i> )
5.0	145,325	3.84	2,790,240



## 4. Conclusion

In this Final project, we apply what we learned in 577a into real practice. Also, we use clock-gating, dynamic logic, register re-balancing and TG FF to optimize our CPU. For the BNN optimization, we use a simple circuit which reuse our adder and multiplier inside the BNN circuit. For the scripting part, we are getting familiar with the python scripting language by write the front-end code to decode given ISA instructions. Moreover, we also complete the back-end python test code for testing our results coming from the CPU. It turns out the result of our CPU for a set of instructions is correct. We also come to know the benefits of Out-of-Order (OoO) execution as it can give a higher throughput of our pipelined CPU. Furthermore, there could be a promising optimization for this OoO execution which could be done in our python script. As we stated in phase II, we accomplished our OoO execution for MUL/MULI instruction by re-arrange the instruction sequence in our python code rather than blindly insert NOP, which is meaningless for outputs. If we did this, our throughput will increase at the same time. The speed up for the BNN circuit is 3.7X comparing to our general purpose CPU design. Therefore, if you want to do a specific operation such as multiplication and addition, BNN circuit will be the best choice compared to the general purpose CPU.

Finally, we would like to express our deep gratitude to Professor Pierluigi and TAs, for their patient guidance, enthusiastic encouragement and useful critiques of this project work.

# References

- [1] KillaKem. Subtraction using adder circuit, 2014.
- [2] Greg Novick Crystal Chen and Kirk Shimano. RISC Architecture-How Pipelining Works, 2000.
- [3] Neeta Pandey and Saurabh Gupta. Design and implementation of novel multiplier using barrel shifters. *International Journal of Image, Graphics and Signal Processing*, 7:28–34, 07 2015.