



EE577A Lab #4 Pipelined 5-bit 2's Complement Multiplier Design

SHANG ZHOU 2725583204
ANH VU 2396504143
HONGXIANG GAO 8095639536
University of Southern California
April 26, 2019

Contents

1	Introduction	2
2	Pipelined 5-bit Multiplier Design	2
2.1	Design Concept	2
2.2	Schematic Design	3
3	Front-end Python Code for Vector File Generation and Result Test	7
3.1	Vector File Generation	7
3.2	Golden Result Comparison	9
4	Pipelined 5-bit Multiplier Optimization	11
4.1	Schematic Design	11
4.2	Layout Design	12
5	Schematic Simulation Result	15
5.1	Functional Waveforms and results of the Schematic	15
5.2	Functional Waveforms and results of Optimized Schematic	17
5.3	Functional Waveforms and results of Optimized Layout	19
5.4	Data Analysis	21



1 Introduction

In this lab, we design a 5-bit pipelined 2's complement multiplier (the inputs are 5-bit 2's complement numbers and the output is a 10-bit 2's complement number). Registers are inserted between each row so that the multiplier is divided into 4 stages. The 5 bit multiplier is built and tested based on the architecture provided for the 4-bit multiplier.

In the later section, the design is optimized to reach a higher performance in clock timing.

2 Pipelined 5-bit Multiplier Design

2.1 Design Concept




Figure 1: Pipelined Multiplier Diagram

Here illustrates the structure of a 4-bit pipelined 2's complement multiplier. The main concept is inserting DFF's between each Adder level so that the complete process could be divided into several parts. For 5-bit pipelined 2's complement multiplier, three level of DFF's are needed. And then the new clock is 1/4 of the original clock.



2.2 Schematic Design

The figure below show the schematic for the 5-bit 2's complement multiplier.




Figure 2: Multiplier schematic



- Stage 1




Figure 3: Multiplier stage 1 schematic




Figure 4: Multiplier schematic stage 1 schematic symbol

Here shows the diagram of both schematics and symbol of Stage 1.



- Stage 2




Figure 5: Multiplier stage 2 schematic




Figure 6: Multiplier schematic stage 2 schematic symbol

Here shows the diagram of both schematics and symbol of Stage 2.



- Stage 3




Figure 7: Multiplier stage 1 schematic




Figure 8: Multiplier schematic stage 1 schematic symbol

Here shows the diagram of both schematics and symbol of Stage 3.



- Stage 4




Figure 9: Multiplier stage 4 schematic




Figure 10: Multiplier schematic stage 4 schematic symbol

Here shows the diagram of both schematics and symbol of Stage 4. The outputs of stage 4 is the final outputs of the multiplier.

3 Front-end Python Code for Vector File Generation and Result Test

Here shows the Python code for generating the vector file and comparing the difference between golden result and output signals.

3.1 Vector File Generation

Here shows the Python code for vector file generation.

```
1 #This is a script to generate the random test cases for lab4
2 #Created by Shang
3
```



```
4 import random
5
6 fp=open("5bit_Mul_test.vec","a+")
7 fp.truncate()
8 fp2=open("golden_result.txt","a+")
9 fp2.truncate()
10
11 fp.write("radix 2 3 2 3\n")
12 fp.write("io i i i i\n")
13 fp.write("vname a<[4:3]> a<[2:0]> b<[4:3]> b<[2:0]>\n")
14 fp.write("vih 1.8\n")
15 fp.write("slope 0.01\n")
16 fp.write("tunit 1ns\n")
17
18
19 #The following part is 10 random test cases:
20
21 random.seed()
22 for i in range(10):
23     randtest=[]
24     randtest.append(i*8)
25     randtest.append(random.randint(0,3))
26     randtest.append(random.randint(0,7))
27     randtest.append(random.randint(0,3))
28     randtest.append(random.randint(0,7))
29     print(randtest)
30     for item in range(len(randtest)):
31         fp.write(str(randtest[item])+ ' ')
32     fp.write("\n")
33     s1=0
34     s2=0
35     if (randtest[1]==0):
36         s1=0+randtest[2]
37     elif (randtest[1]==1):
38         s1=8+randtest[2]
39     elif (randtest[1]==2):
40         s1=(-16)+randtest[2]
41     elif (randtest[1]==3):
42         s1=(-8)+randtest[2]
43     print s1
44
45     if (randtest[3]==0):
46         s2=0+randtest[4]
47     elif (randtest[3]==1):
48         s2=8+randtest[4]
49     elif (randtest[3]==2):
50         s2=(-16)+randtest[4]
51     elif (randtest[3]==3):
52         s2=(-8)+randtest[4]
53     print s2
54
```




```
55     result=0
56     result=s1*s2
57     print result
58     fp2.write(str(result)+"\n")
59 #The following part is 5 directed test cases:
60
61 fp.write("50 0 0 0 0\n")
62 fp2.write("0\n")
63 #result =0
64
65 fp.write("55 0 1 0 3\n")
66 fp2.write("3\n")
67 #result =3
68
69 fp.write("60 0 2 0 6\n")
70 fp2.write("12\n")
71 #result=12
72 fp.write("65 0 3 0 3\n")
73 fp2.write("9\n")
74 #result= 9
75 fp.write("70 1 0 0 2\n")
76 fp2.write("16\n")
77 #result=16
78
79 fp.close()
80 fp2.close()
```

Code Listing 1: Vector File Generation

3.2 Golden Result Comparison

Here shows the Python code for result comparison.

```
1 #!/usr/bin/env python
2 # -*- coding: utf-8 -*-
3 # Author: Shang Zhou
4
5 import csv
6
7 def twos_comp(val):
8     result=int(val[1])*2**8 + int(val[2])*2**7- int(val[0])*2**(9)
9     result=result+int(val[3])*2**6+int(val[4])*2**5+int(val[5])
10    *2**4
11    result=result+int(val[6])*2**(3)+int(val[7])*2**2+int(val[8])
12    *2**1+int(val[9])*2**0
13    return result
14
15 # csv file name
16 filename = "Lab4P1.csv"
17
18 # initializing the titles and rows list
19 fields = []
```



```
17 rows = []
18 fp2=open("sim.txt","w")
19 fp2.truncate()
20
21 # reading csv file
22 with open(filename, 'r') as csvfile:
23     # creating a csv reader object
24     csvreader = csv.reader(csvfile)
25
26     # extracting field names through first row
27     fields = next(csvreader)
28
29     # extracting each data row one by one
30     for row in csvreader:
31         rows.append(row)
32
33     for row in rows:
34         print(row[0]+' ',end='')
35         m=twos_comp(row[1])
36         print('%d' %m)
37         if (row[0]=="7.406n" or row[0]=="9.559n" or row[0]=="12.10n"
38             " or row[0]=="14.25n" or row[0]=="16.14n" or row[0]=="18.27n"
39             or row[0]=="21.13n" or row[0]=="23.13n" or row[0]=="25.45n" or
40             row[0]=="27.58n" or row[0]=="29.10n" or row[0]=="31.05n" or
41             row[0]=="33.24n" or row[0]=="35.44n" or row[0]=="37.86n"):
42             fp2.write(str(m)+'\n')
43
44 fp2.close()
45 csvfile.close()
46
47 f3=open("sim.txt","r")
48 f4=open("golden_result.txt","r")
49 f5=open("compare_result.txt","w")
50 for line1 in f3:
51     for line2 in f4:
52         if line1==line2:
53             f5.write("SAME\n")
54         else:
55             f5.write(line1 + line2)
56     break
57 f3.close()
58 f4.close()
59 f5.close()
```

Code Listing 2: Result Comparison

4 Pipelined 5-bit Multiplier Optimization

4.1 Schematic Design

Here shows the optimized version of the 5-bit pipelined 2's complement multiplier. The optimization is focus on changing the location of registers to achieve a more balanced pipeline design. The total number of DFFs in the registers remain unchanged.




Figure 11: Optimized Multiplier Schematic

From Figure 11, the first level registers are placed as a twisted line. The left part is between first level adder and next level of AND gates, the right part is between second level adder and next level of AND gates. And it's similar for the configuration of other three levels. The reason for this optimization is based on the concept of "Look Ahead", clock is saved because



the parallel computation of the right part when transferring signals to the left part.

4.2 Layout Design




Figure 12: Optimized Multiplier Layout

Here shows the layout design of the optimized circuit. Its height is 114, and its width is 120.

```
1 @(#)$CDS: LVS version 6.1.7 -64b 07/05/2016 20:10 (sjfhw313) $
2
3 Command line: /usr/local/cadence/IC617/tools.lnx86/dfII/bin/64bit/
  LVS -dir /home/scf-11/anhv/EE477_VLSI/cds/LVS -l -s -t /home/
  scf-11/anhv/EE477_VLSI/cds/LVS/layout /home/scf-11/anhv/
  EE477_VLSI/cds/LVS/schematic
4 Like matching is enabled.
5 Net swapping is enabled.
6 Using terminal names as correspondence points.
```



```
7 Compiling Diva LVS rules ...
8
9 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/
  layout/netlist
10 count
11 880 nets
12 24 terminals
13 1676 pmos
14 1676 nmos
15
16 Net-list summary for /home/scf-11/anhv/EE477_VLSI/cds/LVS/
  schematic/netlist
17 count
18 880 nets
19 24 terminals
20 956 pmos
21 956 nmos
22
23
24 Terminal correspondence points
25 N866 N55 CLK
26 N861 N14 R
27 N863 N33 a<0>
28 N859 N48 a<1>
29 N856 N49 a<2>
30 N878 N50 a<3>
31 N875 N64 a<4>
32 N876 N46 b<0>
33 N873 N2 b<1>
34 N871 N26 b<2>
35 N869 N11 b<3>
36 N865 N59 b<4>
37 N858 N1 gnd!
38 N864 N53 s<0>
39 N860 N19 s<1>
40 N857 N51 s<2>
41 N879 N15 s<3>
42 N877 N47 s<4>
43 N874 N4 s<5>
44 N872 N25 s<6>
45 N870 N3 s<7>
46 N867 N37 s<8>
47 N862 N57 s<9>
48 N868 N0 vdd!
49
50 Devices in the netlist but not in the rules:
51 pcapacitor
52 Devices in the rules but not in the netlist:
53 cap nfet pfet nmos4 pmos4
54
55 The net-lists match.
```



```
56
57
58         layout  schematic
59         instances
60         un-matched      0      0
61         rewired         0      0
62         size errors     0      0
63         pruned          0      0
64         active          3352   1912
65         total           3352   1912
66
67         nets
68         un-matched      0      0
69         merged          0      0
70         pruned          0      0
71         active          880    880
72         total           880    880
73
74         terminals
75         un-matched      0      0
76         matched but
77         different type   0      0
78         total           24     24
79
80 Probe files from /home/scf-11/anhv/EE477_VLSI/cds/LVS/schematic
81
82 devbad.out:
83
84 netbad.out:
85
86 mergenet.out:
87
88 termbad.out:
89
90 prunenet.out:
91
92 prunedev.out:
93
94 audit.out:
95
96
97 Probe files from /home/scf-11/anhv/EE477_VLSI/cds/LVS/layout
98
99 devbad.out:
100
101 netbad.out:
102
103 mergenet.out:
104
105 termbad.out:
106
```



```
107 prunenet . out :  
108  
109 prunedev . out :  
110  
111 audit . out :
```

Code Listing 3: Netlist

5 Schematic Simulation Result

5.1 Functional Waveforms and results of the Schematic

For this part, we just need to check the functionality of our schematic and report the shortest time it required. For the simple pipelined version, the best clock period is 2.2ns. The following pictures show the simulation results.




Figure 13: Final simulation for the simple pipelined version

In order to give the direct view of our result, We create a bus for our input a and b, and output Q3.




Figure 14: Input a




Figure 15: Input b



Figure 16: Output Q3

5.2 Functional Waveforms and results of Optimized Schematic

For this part, we need to check the functionality of our schematic. Then report the shortest time it required. For the optimized pipelined version, the best clock period is 2ns. The following pictures show the schematic simulation results.




Figure 17: Final simulation for the optimal pipelined version

In order to give the direct view of our result, We create a bus for our input a and b, and output s.




Figure 18: Input a




Figure 19: Input b




Figure 20: Output Q3

5.3 Functional Waveforms and results of Optimized Layout

For this part, we need to check the functionality of our layout. Then report the shortest time it required. For the optimized pipelined version, the best clock period is 2ns. The following pictures show the layout simulation results.




Figure 21: Final simulation for the optimal pipelined version-layout

In order to give the direct view of our result, We create a bus for our input a and b, and output s.




Figure 22: Input a




Figure 23: Input b




Figure 24: Output Q3

5.4 Data Analysis

The table below show the summary for the layout dimension.

Table 1: Layout dimension summary

Height	114u
Width	120u

Table 2: Clock for Multiplier

	Schematic	Optimized Schematic	Optimized Layout
Clock(ns)	2.2	2.0	2.0

After optimization, the clock is improved by 0.2ns.

Our golden result for input a and b is :

```

1 -36
2 -96
3 110
4 -117
5 26
6 16
7 -3
8 13
9 -16
10 84
11 0
12 3

```



```
13 12
14 9
15 16
```

Code Listing 4: golden result from python

Our simulation result which we extract from our CSV file is:

```
1 -36
2 -96
3 110
4 -117
5 26
6 16
7 -3
8 13
9 -16
10 84
11 0
12 3
13 12
14 9
15 16
```

Code Listing 5: simulation result from CSV file

For the comparison with the CSV file, we generate the result file, which will contain all the SAME characters. Here is the CSV file exported from cadence and the result content:

```
1 (s) ,Q3
2 0.000,0000000000
3 2.643p,1111110000
4 2.807p,1111111111
5 11.00p,0000001111
6 21.15p,0000000000
7 66.91p,0111100000
8 77.10p,1111100000
9 82.61p,1111110000
10 118.1p,1111010000
11 136.3p,1010011111
12 148.6p,1000011111
13 215.4p,1010011111
14 232.8p,0010011111
15 263.7p,0011011111
16 297.6p,0011001111
17 397.4p,0010001111
18 408.1p,0010011111
19 416.8p,0000011111
20 541.9p,0100011111
21 619.8p,0100111111
22 833.5p,0101111111
23 1.044n,0111111111
```



24 1.087n,0011111111
25 2.420n,0011110111
26 2.709n,0001110111
27 4.614n,0001110011
28 4.901n,0000110011
29 6.813n,0000110000
30 6.841n,0000111100
31 7.103n,0010111100
32 7.258n,0010011100
33 7.327n,0110011100
34 7.337n,0111011100
35 7.406n,1111011100
36 9.013n,1111010000
37 9.293n,1111000000
38 9.299n,1011000000
39 9.417n,1001000000
40 9.471n,1101000000
41 9.500n,1100000000
42 9.516n,1100100000
43 9.559n,1110100000
44 11.24n,1110101110
45 11.47n,1110001110
46 11.77n,1010001110
47 11.79n,1010101110
48 11.88n,0010101110
49 12.04n,0011101110
50 12.10n,0001101110
51 13.41n,0001101010
52 13.45n,0001101011
53 13.90n,0001001011
54 13.93n,0101001011
55 14.07n,1101001011
56 14.09n,1100001011
57 14.25n,1110001011
58 15.62n,1110001010
59 15.86n,1100011010
60 16.02n,1000011010
61 16.14n,0000011010
62 17.81n,0000010000
63 18.17n,0100010000
64 18.27n,0000010000
65 20.05n,0000011101
66 20.41n,0000111101
67 20.60n,0001111101
68 20.81n,0011111101
69 21.04n,0111111101
70 21.13n,1111111101
71 22.50n,1011111101
72 22.59n,1011101101
73 22.60n,1111101101
74 22.62n,1110101101



```
75 22.71n,1110001101
76 22.84n,1100001101
77 23.03n,1000001101
78 23.13n,0000001101
79 24.41n,0000000000
80 24.63n,0000010000
81 24.71n,0000110000
82 24.95n,0001110000
83 25.13n,0011110000
84 25.35n,0111110000
85 25.45n,1111110000
86 26.64n,1111110100
87 27.03n,1111010100
88 27.27n,1101010100
89 27.48n,1001010100
90 27.58n,0001010100
91 28.81n,0001010000
92 29.07n,0000010000
93 29.10n,0000000000
94 31.05n,0000000011
95 33.22n,0000000000
96 33.24n,0000001100
97 35.42n,0000001000
98 35.44n,0000001001
99 37.62n,0000000000
100 37.86n,0000010000
101 40.00n,0000010000
```

Code Listing 6: CSV File from Cadence

```
1 SAME
2 SAME
3 SAME
4 SAME
5 SAME
6 SAME
7 SAME
8 SAME
9 SAME
10 SAME
11 SAME
12 SAME
13 SAME
14 SAME
15 SAME
```

Code Listing 7: Comparison Result