1024-Bit SRAM
Project #2 of EE577A (VLSI System Design) – Advisor: Prof. Pierluigi Nuzzo, University of Southern California
This project is to design a 1024-bit SRAM in both schematics and layout level. And the design need to match the criteria of clock cycle as 2ns. Here is the lab report:
EE577A_Lab2