Silicon Wafer Fabrication and Test

Created with Sketch.

Silicon Wafer Fabrication and Test

Final Project of EE504L (Solid State Processing and Integrated Circuit Laboratory Electrical Characterization of IC Devices) – Advisor: Prof. Kian Kaviani, University of Southern California


This project starts from the semester all through till the end of the semester. In this semester, we get hand on experience in clean room and fabricated our personal silicon wafer. Here is the lab report:

EE504L