Pipeline 5-bit 2’s Complement Multiplier

Project #4 of EE577A (VLSI System Design) – Advisor: Prof. Pierluigi Nuzzo, University of Southern California

This project is to design and optimize a pipeline 5-bit 2’s complement multiplier. And the comparison with a normal multiplier is also given. Here is the lab report: